Low Power, High Output Current xDSL Line Driver Data Sheet AD8016 FEATURES PIN CONFIGURATIONS xDSL line driver that features full ADSL central office (CO) +V1 1 24 +V2 Performance on 12 V supplies V 1 2 23 V 2 OUT OUT V 1 3 22 V 2 Low power operation INN INN + V 1 4 21 V 2 INP INP 5 V to 12 V voltage supply AGND 5 20 AGND 12.5 mA/amp (typical) total supply current AD8016 AGND 6 19 AGND TOP VIEW Power reduced keep alive current of 4.5 mA/amp AGND 7 18 AGND (Not to Scale) High output voltage and current drive 8 17 AGND AGND I = 600 mA PWDN0 9 16 PWDN1 OUT DGND 10 15 BIAS 40 V p-p differential output voltage R = 50 , V = 12 V L S V1 11 14 V2 Low single-tone distortion NC 12 13 NC 75 dBc 1 MHz SFDR, R = 100 , V = 2 V p-p L OUT MTPR = 75 dBc, 26 kHz to 1.1 MHz, Z = 100 , NC = NO CONNECT LINE P = 20.4 dBm LINE Figure 1. 24-Lead SOIC W BAT (RB-24) High Speed NC 1 28 NC 78 MHz bandwidth (3 dB), G = +5 NC 2 27 NC 40 MHz gain flatness 3 26 NC NC 1000 V/s slew rate 4 25 +V 2 NC IN V 2 5 24 PWDN1 IN V 2 6 23 BIAS OUT +V2 7 AD8016ARE 22 V2 TOP VIEW 8 21 +V1 V1 (Not to Scale) 9 20 V 1 DGND OUT V 1 10 19 NC IN +V 1 11 18 PWDN0 IN 12 17 NC NC 13 16 NC NC 14 15 NC NC NOTES 1. THE EXPOSED PADDLE IS FLOATING, NOT ELECTRICALLY CONNECTED INTERNALLY. 2. NC = NO CONNECT. Figure 2. 28-Lead TSSOP EP (RE-28-1) GENERAL DESCRIPTION The AD8016 high output current dual amplifier is designed for the xDSL hybrid in Figure 35 and Figure 36. Two digital bits the line drive interface in Digital Subscriber Line systems such (PWDN0, PWDN1) allow the driver to be capable of full as ADSL, HDSL2, and proprietary xDSL systems. The drivers performance, an output keep-alive state, or two intermediate are capable, in full-bias operation, of providing 24.4 dBm bias states. The keep-alive state biases the output transistors output power into low resistance loads, enough to power a enough to provide a low impedance at the amplifier outputs 20.4 dBm line, including hybrid insertion loss. for back termination. The AD8016 is available in a low cost 24-lead SOIC W BAT The low power dissipation, high output current, high output and a 28-lead TSSOP EP with an exposed lead frame (ePAD). voltage swing, flexible power-down, and robust thermal Operating from 12 V supplies, the AD8016 requires only 1.5 W packaging enable the AD8016 to be used as the central office of total power dissipation (refer to the Power Dissipation section (CO) terminal driver in ADSL, HDSL2, VDSL, and proprietary for details) while driving 20.4 dBm of power downstream using xDSL systems. Rev. C Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No Tel: 781.329.4700 www.analog.com license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Fax: 781.461.3113 2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. 01019-002 01019-003 +AD8016 Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 Feedback Resistor Selection ...................................................... 14 Pin Configurations ........................................................................... 1 Bias Pin and PWDN Features ................................................... 14 General Description ......................................................................... 1 Thermal Shutdown .................................................................... 15 Revision History ............................................................................... 2 Applications Information .............................................................. 16 Specifications ..................................................................................... 3 Multitone Power Ratio (MTPR) ............................................... 16 Logic Inputs (CMOS Compatible Logic) .................................. 4 Generating DMT ........................................................................ 17 Absolute Maximum Ratings ............................................................ 5 Power Dissipation....................................................................... 17 Maximum Power Dissipation ..................................................... 5 Thermal Enhancements and PCB Layout ............................... 18 ESD Caution .................................................................................. 5 Thermal Testing .......................................................................... 18 Pin Configurations and Function Descriptions ........................... 6 Air Flow Test Conditions .......................................................... 18 Typical Performance Characteristics ............................................. 7 Experimental Results ................................................................. 19 Test Circuts ...................................................................................... 13 Outline Dimensions ....................................................................... 20 Theory of Operation ...................................................................... 14 Ordering Guide .......................................................................... 20 Power Supply and Decoupling .................................................. 14 REVISION HISTORY 3/12Rev. B to Rev. C Updated Format .................................................................. Universal Deleted PSOP Package and Evaluation Boards (Throughout) ... 1 Added Pin Configurations and Function Descriptions Sections .. 7 Updated Outline Dimensions ....................................................... 21 Changes to Ordering Guide .......................................................... 19 11/03Rev. A to Rev. B Changes to Ordering Guide ............................................................ 4 Changes to TPC 21 ........................................................................... 8 Updated Outline Dimensions ..................................................19-20 Rev. C Page 2 of 20