Single-Channel, 12-/16-Bit, Serial Input, 4 mA to 20 mA, Current Source DAC, HART Connectivity Data Sheet AD5410/AD5420 FEATURES GENERAL DESCRIPTION 12-/16-bit resolution and monotonicity The AD5410/AD5420 are low cost, precision, fully integrated Current output ranges: 4 mA to 20 mA, 0 mA to 20 mA, or 12-/16-bit converters offering a programmable current source 0 mA to 24 mA output designed to meet the requirements of industrial process 0.01% FSR typical total unadjusted error (TUE) control applications. The output current range is programmable 3 ppm/C typical output drift at 4 mA to 20 mA, 0 mA to 20 mA, or an overrange function of Flexible serial digital interface 0 mA to 24 mA. The output is open-circuit protected. The device On-chip output fault detection operates with a power supply (AVDD) range from 10.8 V to On-chip reference (10 ppm/C maximum) 60 V. Output loop compliance is 0 V to AV 2.5 V. DD Feedback/monitoring of output current The flexible serial interface is SPI, MICROWIRE, QSPI, and Asynchronous clear function DSP compatible and can be operated in 3-wire mode to mini- Power supply (AV ) range DD mize the digital isolation required in isolated applications. 10.8 V to 40 V AD5410AREZ/AD5420AREZ The device also includes a power-on reset function, ensuring 10.8 V to 60 V AD5410ACPZ/AD5420ACPZ that the device powers up in a known state, and an asynchronous Output loop compliance to AV 2.5 V DD CLEAR pin that sets the output to the low end of the selected Temperature range: 40C to +85C current range. 24-lead TSSOP and 40-lead LFCSP packages The total unadjusted error is typically 0.01% FSR. APPLICATIONS COMPANION PRODUCTS Process control Actuator control HART Modem: AD5700, AD5700-1 PLC HART network connectivity FUNCTIONAL BLOCK DIAGRAM DV CC SELECT DV CAP1 CAP2 AV CC DD R3 SENSE AD5410/AD5420 R2 R3 CLEAR BOOST LATCH I INPUT SHIFT OUT 12/16 SCLK REGISTER 12-/16-BIT AND CONTROL SDIN DAC LOGIC SDO FAULT POWER- R SET ON VREF RESET R SET REFOUT REFIN GND Figure 1. Rev. J Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No Tel: 781.329.4700 20092017 Analog Devices, Inc. All rights reserved. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Technical Support www.analog.com Trademarks and registered trademarks are the property of their respective owners. 07027-001AD5410/AD5420 Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 AD5410/AD5420 Features ............................................................ 22 Applications ....................................................................................... 1 Fault Alert .................................................................................... 22 General Description ......................................................................... 1 Asynchronous Clear (CLEAR) ................................................. 22 Companion Products ....................................................................... 1 Internal Reference ...................................................................... 22 Functional Block Diagram .............................................................. 1 External Current Setting Resistor ............................................ 22 Revision History ............................................................................... 3 Digital Power Supply .................................................................. 22 Specifications ..................................................................................... 4 External Boost Function ........................................................... 22 AC Performance Characteristics ................................................ 6 HART Communication ............................................................. 23 Timing Characteristics ................................................................ 6 Digital Slew Rate Control .......................................................... 23 Absolute Maximum Ratings ............................................................ 8 IOUT Filtering Capacitors ............................................................ 25 ESD Caution .................................................................................. 8 Feedback/Monitoring of Output Current ............................... 25 Pin Configurations and Function Descriptions ........................... 9 Applications Information .............................................................. 27 Typical Performance Characteristics ........................................... 11 Driving Inductive Loads ............................................................ 27 Terminology .................................................................................... 16 Transient Voltage Protection .................................................... 27 Theory of Operation ...................................................................... 17 Layout Guidelines....................................................................... 27 Architecture ................................................................................. 17 Galvanically Isolated Interface ................................................. 27 Serial Interface ............................................................................ 17 Microprocessor Interfacing ....................................................... 28 Power-On State ........................................................................... 20 Thermal and Supply Considerations ....................................... 28 Transfer Function ....................................................................... 20 Industrial, HART Compatible Analog Output Application . 29 Data Register ............................................................................... 20 Outline Dimensions ....................................................................... 30 Control Register .......................................................................... 20 Ordering Guide .......................................................................... 30 Reset Register .............................................................................. 21 Status Register ............................................................................. 21 Rev. J Page 2 of 30