Serial Input, Voltage Output 12-/14-Bit Digital-to-Analog Converters AD5530/AD5531 FEATURES FUNCTIONAL BLOCK DIAGRAM V V SS DD Pin-compatible 12-, 14-bit digital-to-analog converters Serial input, voltage output AD5530/AD5531 REFIN Maximum output voltage range of 10 V 12-/14-BIT R R DAC Data readback V OUT R REFAGND 3-wire serial interface Clear function to a user-defined voltage R LDAC DUTGND DAC REGISTER Power-down function RBEN CLR Serial data output for daisy-chaining POWER-DOWN PD 16-lead TSSOP SDIN SHIFT REGISTER CONTROL LOGIC APPLICATIONS GND SCLK SYNC SDO Industrial automation Figure 1. Automatic test equipment Process control General-purpose instrumentation GENERAL DESCRIPTION The AD5530/AD5531 are single 12- and 14-bit (respectively) The DAC output is buffered by a gain of two amplifier and serial input, voltage output digital-to-analog converters (DAC). LDAC referenced to the potential at DUTGND. can be used to update the output of the DAC asynchronously. A power-down They utilize a versatile 3-wire interface that is compatible with PD pin ( ) allows the DAC to be put into a low power state, and SPI, QSPI, MICROWIRE, and DSP interface standards. Data CLR a pin allows the output to be cleared to a user-defined is presented to the part in a 16-bit serial word format. Serial voltage, the potential at DUTGND. data is available on the SDO pin for daisy-chaining purposes. Data readback allows the user to read the contents of the DAC The AD5530/AD5531 are available in 16-lead TSSOP. register via the SDO pin. Rev. B Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No Tel: 781.329.4700 www.analog.com license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Fax: 781.461.3113 2007 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. 00938-001AD5530/AD5531 TABLE OF CONTENTS Features .............................................................................................. 1 PD Function................................................................................ 13 Applications....................................................................................... 1 Readback Function .................................................................... 13 Functional Block Diagram .............................................................. 1 CLR Function.............................................................................. 13 General Description ......................................................................... 1 Output Voltage............................................................................ 14 Revision History ............................................................................... 2 Bipolar Configuration................................................................ 14 Specifications..................................................................................... 3 Microprocessor Interfacing........................................................... 15 AC Performance Characteristics ................................................ 5 AD5530/AD5531 to ADSP-21xx.............................................. 15 Standalone Timing Characteristics............................................ 5 AD5530/AD5531 to 8051 Interface ......................................... 15 Daisy-Chaining and Readback Timing Characteristics.......... 6 AD5530/AD5531 to MC68HC11 Interface ............................ 15 Absolute Maximum Ratings............................................................ 7 Applications Information .............................................................. 17 ESD Caution.................................................................................. 7 Optocoupler Interface................................................................ 17 Pin Configuration and Function Descriptions............................. 8 Serial Interface to Multiple AD5530s or AD5531s ................ 17 Typical Performance Characteristics ............................................. 9 Daisy-Chaining Interface with Multiple AD5530s or AD5531s ...................................................................................... 17 Terminology .................................................................................... 12 Outline Dimensions....................................................................... 18 Theory of Operation ...................................................................... 13 Ordering Guide .......................................................................... 18 DAC Architecture....................................................................... 13 Serial Interface ............................................................................ 13 REVISION HISTORY 1/07Rev. A to Rev. B Updated Format..................................................................Universal Changes to Figure 28...................................................................... 17 3/06Rev. 0 to Rev. A Change to Table 3 ............................................................................. 5 Change to Figure 4 ........................................................................... 8 Change to Output Voltage Section............................................... 14 Change to Ordering Guide............................................................ 18 5/02Revision 0: Initial Version Rev. B Page 2 of 20