Monolithic 16-Bit Serial/Byte DACPORT AD660 FEATURES FUNCTIONAL BLOCK DIAGRAM DB0/ Complete 16-bit digital-to-analog function LBE/ DB8/ DB1/DB9/ DB7/ CLEAR SELECT CS SIN DATADIR DB15 On-chip output amplifier 15 14 12 11 5 On-chip buried Zener voltage reference AD660 1 LSB integral linearity 16 HBE 16-BIT LATCH S 13 OUT CONTROL 15-bit monotonic over temperature 17 SER LOGIC SPAN/ 10k Microprocessor compatible 22 BIPOLAR 18 CLR 16-BIT LATCH OFFSET Serial or byte input 10.05k LDAC 19 Double-buffered latches 10k Fast (40 ns) write pulse REF IN 23 16-BIT DAC 21 V OUT Asynchronous clear (to 0 V) function Serial output pin facilitates daisy-chaining 10V REF 20 AGND Unipolar or bipolar output Low glitch: 15 nV-s 24 1 2 3 4 V +V +V REF OUT EE CC LL DGND Low THD + N: 0.009% Figure 1. GENERAL DESCRIPTION The AD660 DACPORT is a complete 16-bit monolithic digital- is also available compliant to MIL-STD-883. Refer to the to-analog converter with an on-board voltage reference, double- AD660SQ/883B military data sheet for specifications and test buffered latches, and an output amplifier. It is manufactured on conditions. the Analog Devices, Inc., BiMOS II process. This process allows PRODUCT HIGHLIGHTS the fabrication of low power CMOS logic functions on the same 1. The AD660 is a complete 16-bit DAC, with a voltage chip as high precision bipolar linear circuitry. reference, double-buffered latches, and an output amplifier The AD660 architecture ensures 15-bit monotonicity over time on a single chip. and temperature. Integral and differential nonlinearity is main- 2. The internal buried Zener reference is laser trimmed to tained at 0.003% maximum. The on-chip output amplifier 10.000 V with a 0.1% maximum error and a temperature provides a voltage output settling time of 10 s to within LSB for drift performance of 15 ppm/C. The reference is available a full-scale step. for external applications. The AD660 has an extremely flexible digital interface. Data can 3. The output range of the AD660 is pin programmable and be loaded into the AD660 in serial mode or as two 8-bit bytes. can be set to provide a unipolar output range of 0 V to 10 V This is made possible by two digital input pins that have dual or a bipolar output range of 10 V to +10 V. No external functions. The serial mode input format is pin selectable to be components are required. MSB or LSB first. The serial output pin allows the user to daisy- 4. The AD660 is both dc and ac specified. DC specifications chain several AD660 devices by shifting the data through the include 1 LSB INL and 1 LSB DNL errors. AC specifica- input latch into the next DAC, thus minimizing the number of tions include 0.009% THD + N and 83 dB SNR. CS control lines required to SIN, and LDAC. The byte mode input 5. The double-buffered latches on the AD660 eliminate data format is also flexible in that the high byte or low byte data can skew errors and allow simultaneous updating of DACs in be loaded first. The double buffered latch structure eliminates multiDAC applications. 6. The clear function can asynchronously set the output data skew errors and provides for simultaneous updating of DACs to 0 V regardless of whether the DAC is in unipolar or in a multiDAC system. bipolar mode. The AD660 is available in five grades. AN and BN versions are 7. The output amplifier settles within 10 s to LSB for a specified from 40C to +85C and are packaged in a 24-lead full-scale step and within 2.5 s for a 1 LSB step over tempera- 300 mil plastic DIP. AR and BR versions are also specified from ture. The output glitch is typically 15 nV-s when a full-scale 40C to +85C and are packaged in a 24-lead SOIC. The SQ step is loaded. version is packaged in a 24-lead 300 mil CERDIP package and Rev. B Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No Tel: 781.329.4700 www.analog.com license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Fax: 781.461.3113 19932008 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. 01813-001AD660 TABLE OF CONTENTS Features .............................................................................................. 1 Bipolar Configuration ................................................................ 11 Functional Block Diagram .............................................................. 1 Internal/External Reference Use .............................................. 11 General Description ......................................................................... 1 Output Settling and Glitch ........................................................ 13 Product Highlights ........................................................................... 1 Digital Circuit Details ................................................................ 14 Revision History ............................................................................... 2 Microprocessor Interface ............................................................... 15 Specif icat ions ..................................................................................... 3 AD660 to MC68HC11 (SPI Bus) Interface ............................. 15 AC Performance Characteristics ................................................ 4 AD660 to MICROWIRE Interface ........................................... 15 Timing Characteristics ................................................................ 5 AD660 to ADSP-210x Family Interface .................................. 15 Absolute Maximum Ratings ............................................................ 7 AD660 to Z80 Interface ............................................................. 16 ESD Caution .................................................................................. 7 Noise ............................................................................................ 16 Pin Configuration and Function Descriptions ............................. 8 Board Layout ................................................................................... 17 Terminology ...................................................................................... 9 Supply Decoupling ..................................................................... 17 Theory of Operation ...................................................................... 10 Grounding ................................................................................... 17 Analog Circuit Connections ..................................................... 10 Outline Dimensions ....................................................................... 18 Unipolar Configuration ............................................................. 10 Ordering Guide .......................................................................... 19 REVISION HISTORY 6/08Rev. A to Rev. B Changes to Table 4 ............................................................................. 7 Updated Format .................................................................. Universal Added Pin Configuration and Function Descriptions Section ... 8 Updated Pin Name MSB/LSB to DATADIR Throughout ........... 1 Changes to Internal/External Reference Use Section ................ 11 Changes to Figure 12 ...................................................................... 12 Updated Pin Name UNI/BIP CLEAR to CLEAR SELECT Changes to Figure 13, Figure 14, Figure 15, and Figure 16....... 13 Throughout ....................................................................................... 1 Changes to Figure 17 and Figure 18............................................. 15 Changes to Table 1 ............................................................................ 3 Changes to Figure 19 ...................................................................... 16 Changes to Endnote 3 in Table 1 .................................................... 4 Updated Outline Dimensions ....................................................... 18 Changes to Figure 2 .......................................................................... 5 Changes to Ordering Guide .......................................................... 19 Changes to Figure 3 and Figure 5 ................................................... 6 Rev. B Page 2 of 20