AD8314ARM Analog Devices

100 MHz to 2.7 GHz, 45 dB RF Detector/Controller Data Sheet AD8314 For convenience, the signal is internally ac-coupled, using a FEATURES 5 pF capacitor to a load of 3 k in shunt with 2 pF. This high - Complete RF detector/controller function pass coupling, with a corner at approximately 16 MHz, Typical range:58 dBV to 13 dBV determines the lowest operating frequency. Therefore, the 45 dBm to 0 dBm, re 50 source can be dc grounded. Frequency response from 100 MHz to 2.7 GHz Temperature-stable linear-in-dB response The AD8314 provides two voltage outputs. The first, V UP, Accurate to 2.7 GHz increases from close to ground to about 1.2 V as the input signal Rapid response: 70 ns to a 10 dB step level increases from 1.25 mV to 224 mV. This output is intended Low power: 12 mW at 2.7 V for use in measurement mode. Consult the Applications section Power down to 20 A for information on this mode. A capacitor can be connected between the V UP and FLTR pins when it is desirable to APPLICATIONS increase the time interval over which averaging of the input Cellular handsets (TDMA, CDMA , GSM) waveform occurs. RSSI and TSSI for wireless terminal devices The second output, V DN, is an inversion of V UP but with Transmitter power measurement and control twice the slope and offset by a fixed amount. This output starts GENERAL DESCRIPTION at about 2.25 V (provided the supply voltage is 3.3 V) for the minimum input and falls to a value close to ground at the The AD8314 is a complete low cost subsystem for the maximum input. This output is intended for analog control measurement and control of RF signals in the frequency range loop applications. A setpoint voltage is applied to VSET, and of 100 MHz to 2.7 GHz, with a typical dynamic range of 45 dB, V DN is then used to control a VGA or power amplifier. Here intended for use in a wide variety of cellular handsets and other again, an external filter capacitor can be added to extend the wireless devices. It provides a wider dynamic range and better averaging time. Consult the Applications section for accuracy than possible using discrete diode detectors. In information on this mode. particular, its temperature stability is excellent over the full operating range of 40C to +85C. The AD8314 is available in 8-lead MSOP and 8-lead LFCSP packages and consumes 4.5 mA from a 2.7 V to 5.5 V supply. Its high sensitivity allows control at low power levels, thus When powered down, the typical sleep current is 20 A. reducing the amount of power that needs to be coupled to the detector. It is essentially a voltage-responding device, with a typical signal range of 1.25 mV to 224 mV rms or 58 dBV to 13 dBV. This is equivalent to 45 dBm to 0 dBm, re 50 . FUNCTIONAL BLOCK DIAGRAM FLTR V-I VSET + I-V V UP DET DET DET DET DET X2 V DN RFIN + 10dB 10dB 10dB 10dB VPOS BAND GAP OFFSET REFERENCE AD8314 ENBL COMPENSATION COMM (PADDLE) Figure 1. Rev. C Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No Tel: 781.329.4700 20022018 Analog Devices, Inc. All rights reserved. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com 01086-001AD8314 Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 Transfer Function in Terms of Slope and Intercept ............... 12 Applications ....................................................................................... 1 dBV vs. dBm ............................................................................... 13 General Description ......................................................................... 1 Filter Capacitor ........................................................................... 13 Functional Block Diagram .............................................................. 1 Operating in Controller Mode ................................................. 13 Revision History ............................................................................... 2 Power-On and Enable Glitch .................................................... 14 Specifications ..................................................................................... 3 Input Coupling Options ............................................................ 14 Absolute Maximum Ratings ............................................................ 4 Increasing the Logarithmic Slope in Measurement Mode ... 15 ESD Caution .................................................................................. 4 Effect of Waveform Type on Intercept .................................... 15 Pin Configurations and Function Descriptions ........................... 5 Mobile Handset Power Control Examples .............................. 16 Typical Performance Characteristics ............................................. 6 Operation at 2.7 GHz ................................................................. 18 Theory of Operation ...................................................................... 10 Using the LFCSP Package.......................................................... 18 Inverted Output .......................................................................... 11 Evaluation Board ........................................................................ 18 Applications ..................................................................................... 12 Outline Dimensions ....................................................................... 20 Basic Connections ...................................................................... 12 Ordering Guide .......................................................................... 20 REVISION HISTORY 1/2018Rev. B to Rev. C 3/2002Rev. 0 to Rev. A Changes to Figure 3 .......................................................................... 5 Edit to Product Description ............................................................. 1 Added EPAD to Table 3 ................................................................... 5 Edit to Specifications ......................................................................... 2 Updated Outline Dimensions ....................................................... 20 Edit to Ordering Guide .................................................................... 3 Changes to Ordering Guide .......................................................... 21 Edit to TPC 1 ......................................................................................4 New Section (Operation at 2.7 GHz) Added .............................. 14 5/2006Rev. A to Rev. B Addition of New Figures 14 and 15 ............................................. 14 Updated Format .................................................................. Universal Changes to Evaluation Board Section.......................................... 14 Changes to General Description .................................................... 1 Addition of Chip Scale Package .................................................... 16 Changes to Table 1 ............................................................................ 3 Changes to Table 2 ............................................................................ 4 10/1999Revision 0: Initial Version Inserted Figure 3 Renumbered Sequentially ................................ 5 Changes to Figure 4, Figure 5, Figure 6, Figure 7, and Figure 8 ...................................................................................... 6 Changes to Figure 9, Figure 10, and Figure 12 ............................. 7 Changes to Figure 37 ...................................................................... 14 Changes to Table 5 .......................................................................... 15 Changes to Figure 39 ...................................................................... 16 Changes to Table 7 .......................................................................... 19 Updated Outline Dimensions ....................................................... 20 Changes to Ordering Guide .......................................................... 20 Rev. C Page 2 of 20