Dual Low Power, 8-/10-/12-/14-Bit TxDAC Digital-to-Analog Converters Data Sheet AD9114/AD9115/AD9116/AD9117 FEATURES GENERAL DESCRIPTION Power dissipation 3.3 V, 20 mA output The AD9114/AD9115/AD9116/AD9117 are pin-compatible 191 mW 10 MSPS dual, 8-/10-/12-/14-bit, low power digital-to-analog converters 232 mW 125 MSPS (DACs) that provide a sample rate of 125 MSPS. These TxDAC Sleep mode: <3 mW 3.3 V converters are optimized for the transmit signal path of commu- Supply voltage: 1.8 V to 3.3 V nication systems. All the devices share the same interface, package, SFDR to Nyquist and pinout, providing an upward or downward component 86 dBc 1 MHz output selection path based on performance, resolution, and cost. 85 dBc 10 MHz output The AD9114/AD9115/AD9116/AD9117 offer exceptional ac and AD9117 NSD 1 MHz output, 125 MSPS, 20 mA: 162 dBc/Hz dc performance and support update rates up to 125 MSPS. Differential current outputs: 2 mA to 20 mA The flexible power supply operating range of 1.8 V to 3.3 V and 2 on-chip auxiliary DACs low power dissipation of the AD9114/AD9115/AD9116/AD9117 CMOS inputs with single-port operation make them well suited for portable and low power applications. Output common mode: adjustable 0 V to 1.2 V Small footprint 40-lead LFCSP RoHS-compliant package PRODUCT HIGHLIGHTS 1. Low Power. DACs operate on a single 1.8 V to 3.3 V supply APPLICATIONS total power consumption reduces to 225 mW at 100 MSPS. Sleep and power-down modes are provided for low power Wireless infrastructures idle periods. Picocell, femtocell base stations 2. CMOS Clock Input. High speed, single-ended CMOS clock Medical instrumentation input supports a 125 MSPS conversion rate. Ultrasound transducer excitation 3. Easy Interfacing to Other Components. Adjustable output Portable instrumentation common mode from 0 V to 1.2 V allows for easy interfacing Signal generators, arbitrary waveform generators to other components that accept common-mode levels greater than 0 V. Rev. D Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No Tel: 781.329.4700 20082017 Analog Devices, Inc. All rights reserved. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com AD9114/AD9115/AD9116/AD9117 Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 SPI Register Descriptions .............................................................. 36 Applications ....................................................................................... 1 Digital Interface Operation ........................................................... 40 General Description ......................................................................... 1 Digital Data Latching and Retimer Section ............................ 41 Product Highlights ........................................................................... 1 Estimating the Overall DAC Pipeline Delay........................... 42 Revision History ............................................................................... 3 Reference Operation .................................................................. 43 Functional Block Diagram .............................................................. 4 Reference Control Amplifier .................................................... 43 Specifications ..................................................................................... 5 DAC Transfer Function ............................................................. 43 DC Specifications ......................................................................... 5 Analog Output ............................................................................ 44 Digital Specifications ................................................................... 7 Self-Calibration ........................................................................... 44 AC Specifications .......................................................................... 8 Coarse Gain Adjustment ........................................................... 45 Absolute Maximum Ratings ............................................................ 9 Using the Internal Termination Resistors ............................... 46 Thermal Resistance ...................................................................... 9 Applications Information .............................................................. 47 ESD Caution .................................................................................. 9 Output Configurations .............................................................. 47 Pin Configurations and Function Descriptions ......................... 10 Differential Coupling Using a Transformer ............................... 47 Typical Performance Characteristics ........................................... 18 Single-Ended Buffered Output Using an Op Amp ................ 47 Terminology .................................................................................... 31 Differential Buffered Output Using an Op Amp .................. 48 Theory of Operation ...................................................................... 32 Auxiliary DACs........................................................................... 48 Serial Peripheral Interface (SPI) ................................................... 33 DAC-to-Modulator Interfacing ................................................ 49 General Operation of the Serial Interface ............................... 33 Correcting for Nonideal Performance of Quadrature Modulators on the IF-to-RF Conversion ................................ 49 Instruction Byte .......................................................................... 33 I/Q Channel Gain Matching ..................................................... 49 Serial Interface Port Pin Descriptions ..................................... 33 LO Feedthrough Compensation .............................................. 50 MSB/LSB Transfers..................................................................... 34 Results of Gain and Offset Correction .................................... 50 Serial Port Operation ................................................................. 34 Outline Dimensions ....................................................................... 51 Pin Mode ..................................................................................... 34 Ordering Guide .......................................................................... 52 SPI Register Map ............................................................................. 35 Rev. D Page 2 of 52