Easy to Use, Low Power, Sub GHz, ISM/SRD, FSK/GFSK, Transceiver IC Data Sheet ADF7024 FEATURES Receiver performance Highly linear: 11.5 dBm input IP3 Radio frequency (RF) bands: 431 MHz to 435 MHz and Blocking: 76 dB at 10 MHz offset 862 MHz to 928 MHz Receiver sensitivity, bit error rate (BER) Data rates supported: 9.6 kbps, 38.4 kbps, 50 kbps, 111 dBm at 9.6 kbps 100 kbps, 200 kbps, and 300 kbps 105 dBm at 100 kbps Modulation: two-level frequency (FSK) and Gaussian Low power: 12.8 mA in Rx frequency (GFSK) shift keying Transmitter performance 2.2 V to 3.6 V power supply High efficiency power amplifier (PA): 23.3 mA in Tx at 10 dBm Ultralow power sleep modes for long battery life Output power range: 20 dBm to +13.5 dBm Simple serial port interface (SPI) control interface Output power resolution: 0.5 dB Fast radio state transitions Low power mode performance Automatic frequency control (AFC) and automatic gain 0.33 A in PHY SLEEP mode (Deep Sleep Mode 1) control (AGC) 0.75 A in PHY SLEEP mode (32 kHz RC oscillator active) Digital received signal strength indication (RSSI) 11.75 A autonomous Rx sniff using SWM, 300 kbps Fully integrated low noise RF synthesizer and transmit Supported regulations (Tx)/receive (Rx) switch ETSI EN 300 220 Image rejection calibration (U.S. Patent 8,238,865 and FCC Part 15.231, Part 15.247, Part 15.249 U.S. Patent 8,358,993) Integrated packet management support APPLICATIONS Insertion/detection of preamble/sync word/cyclic Wireless sensor networks (WSNs) redundancy check (CRC) Home and building automation Manchester and 8-bit/10-bit data encoding and decoding sset tracking Data whitening Process and building control 240-byte packet buffer for Tx/Rx data Industrial control Smart wake mode (SWM) Internet of Things (IoT) Autonomous carrier sense, packet sniffing, and reception Integrated battery alarm and temperature sensor Integrated RC oscillator On-chip, 8-bit analog-to-digital converter (ADC) 5 mm 5 mm, 32-lead LFCSP FUNCTIONAL BLOCK DIAGRAM LNA IRQ IRQ GP3 RFI P CTRL LOW IF RECEIVER RFI N DIGITAL CS BASEBAND, MISO PACKET SPI ADF7024 SYNTHESIZER HANDLER, SCLK AND MEMORY MOSI RFO PA TRANSMITTER GPx GPx TEMPERATURE BATTERY 32kHz SMART WAKE 26MHz BIAS SENSOR MONITOR RC OSC CONTROLLER OSC 2 CREGx RBIAS XOSC26P, XOSC26N Figure 1. Rev. B Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No Tel: 781.329.4700 20142015 Analog Devices, Inc. All rights reserved. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com LDO (1 TO 4) 12027-001ADF7024 Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 Pin Configuration and Function Descriptions ........................... 13 Applications ....................................................................................... 1 Typical Performance Characteristics ........................................... 15 Functional Block Diagram .............................................................. 1 Theory of Operation ...................................................................... 21 Revision History ............................................................................... 2 SPI Interface ................................................................................ 21 General Description ......................................................................... 3 Radio Control ............................................................................. 21 Specifications ..................................................................................... 4 Memory Map .............................................................................. 21 RF and Synthesizer Specifications .............................................. 4 Radio Blocks ............................................................................... 21 Transmitter Specifications ........................................................... 5 Radio Profiles .............................................................................. 22 Receiver Specifications ................................................................ 6 Packet Management ................................................................... 22 Timing and Digital Specifications .............................................. 8 Smart Wake Modes .................................................................... 22 Auxilary Block Specifications ..................................................... 9 Typical Application Circuit ........................................................... 23 General Specifications ............................................................... 10 Outline Dimensions ....................................................................... 24 Timing Specifications ................................................................ 11 Ordering Guide .......................................................................... 24 Absolute Maximum Ratings .......................................................... 12 ESD Caution ................................................................................ 12 REVISION HISTORY 7/15Rev. A to Rev. B Changes to Features Section............................................................ 1 Changes to General Description Section ...................................... 3 Changes to Theory of Operation Section .................................... 21 Changes to Radio Profiles Section ............................................... 22 Changes to Typical Application Circuit Section......................... 23 7/14Rev. 0 to Rev. A Changes to Adjacent Channel Rejection Parameter .................... 6 Changes to Table 11 ........................................................................ 21 Updated Outline Dimensions ....................................................... 24 6/14Revision 0: Initial Version Rev. B Page 2 of 24