CMOS Latched 8-/16-Channel Analog Multiplexers ADG526A/ADG527A FEATURES FUNCTIONAL BLOCK DIAGRAMS 44 V supply maximum rating ADG526A V to V analog signal range SS DD S1 Single- or dual-supply specifications Wide supply ranges (10.8 V to 16.5 V) D WR Microprocessor compatible (100 ns pulse) S16 Extended plastic temperature range (40C to +85C) Low leakage (20 pA typical) DECODER/ WR Low power dissipation (28 mW maximum) LATCHES Available in PDIP, CERDIP, SOIC, and PLCC packages Superior alternative to DG526 and DG527 A0 A1 A2 A3 EN RS Figure 1. ADG526A APPLICATIONS ADG527A Data acquisition systems S1A Communication systems DA Automatic test equipment S8A Microprocessor controlled systems S1B DB S8B GENERAL DESCRIPTION DECODER/ WR The ADG526A and ADG527A are CMOS monolithic analog LATCHES multiplexers with 16 single channels and dual 8 channels, respectively. On-chip latches facilitate microprocessor interfacing. A0 A1 A2 EN RS Figure 2. ADG527A The ADG526A switches one of 16 inputs to a common output, depending on the state of four binary addresses and an enable PRODUCT HIGHLIGHTS input. The ADG527A switches one of eight differential inputs to 1. Single- or Dual-Supply Specifications with a Wide a common differential output, depending on the state of three Tolerance. The devices are specified in the 10.8 V to binary addresses and an enable input. Both devices have TTL 16.5 V range for both single and dual supplies. and 5 V CMOS logic-compatible digital inputs. 2. Easily Interfaced. The ADG526A and ADG527A can be The ADG526A and ADG527A are designed on an enhanced 2 WR easily interfaced with microprocessors. The signal LC MOS process that gives an increased signal capability of VSS latches the state of the address control lines and the enable to VDD and enables operation over a wide range of supply RS line. The signal clears both the address and enable data voltages. The devices can comfortably operate anywhere in the RS in the latches, resulting in no output (all switches off). 10.8 V to 16.5 V single- or dual-supply range. These multiplexers can be tied to the microprocessor reset pin. also feature high switching speeds and low R . ON 2 3. Extended Signal Range. The enhanced LC MOS processing results in a high breakdown and an increased analog signal range from VSS to VDD. 4. Break-Before-Make Switching. Switches are guaranteed break-before-make so that input signals are protected against momentary shorting. 5. Low Leakage. Leakage currents in the range of 20 pA make these multiplexers suitable for high precision circuits. Rev. C Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No Tel: 781.329.4700 www.analog.com license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Fax: 781.461.3113 2008 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. 01532-001 01532-002ADG526A/ADG527A TABLE OF CONTENTS Features .............................................................................................. 1 ESD Caution...................................................................................7 Applications ....................................................................................... 1 Pin Configurations and Function Descriptions ............................8 General Description ......................................................................... 1 Typical Performance Characteristics ........................................... 11 Functional Block Diagrams ............................................................. 1 Terminology .................................................................................... 12 Product Highlights ........................................................................... 1 Timing .............................................................................................. 13 Revision History ............................................................................... 2 Test Circuits ..................................................................................... 14 Specif icat ions ..................................................................................... 3 Outline Dimensions ....................................................................... 17 Dual Supply ................................................................................... 3 Ordering Guide .......................................................................... 19 Single Supply ................................................................................. 5 Absolute Maximum Ratings ............................................................ 7 REVISION HISTORY 6/08Rev. B to Rev. C. 2/02Rev. A to Rev. B. Updated Format .................................................................. Universal Edits to Specifications Table, Dual Supply ..................................... 2 ADG526A LCCC Package Removed ............................... Universal Edits to Specifications Table, Single Supply ................................... 3 Changes to Features .......................................................................... 1 Edits to Ordering Guide ................................................................... 4 Added Applications Section ............................................................ 1 Removal of one Pin Configuration and Diagram ......................... 6 Changes to Absolute Maximum Ratings ....................................... 7 Added Table 4, Renumbered Sequentially .................................... 8 Added Table 5 .................................................................................... 9 Changes to Figure 7 and Figure 8 ................................................. 11 Updated Outline Dimensions ....................................................... 17 Changes to Ordering Guide .......................................................... 19 Rev. C Page 2 of 20