2200 MHz to 2700 MHz Balanced Mixer, LO Buffer, IF Amplifier, and RF Balun Data Sheet ADL5353 FEATURES FUNCTIONAL BLOCK DIAGRAM IFGM IFOP IFON PWDN LEXT Frequency ranges of 2200 MHz to 2700 MHz (RF) and 30 MHz 20 19 18 17 16 to 450 MHz (IF) ADL5353 Power conversion gain: 8.7 dB VPIF 1 15 LOI2 Input IP3 of 24.5 dBm and Input P1dB of 10.4 dBm SSB noise figure of 9.8 dB 2 14 RFIN VPSW Typical LO drive of 0 dBm Single-ended, 50 RF and LO input ports High isolation SPDT LO input switch RFCT 3 13 VGS1 Single-supply operation: 3.3 V to 5 V BIAS GENERATOR Exposed pad, 5 mm 5 mm 20-lead LFCSP 4 12 1500 V HBM/500 V FICDM ESD performance COMM VGS0 APPLICATIONS COMM 5 11 LOI1 Cellular base station receivers 6 7 8 9 10 Transmit observation receivers VLO3 LGM3 VLO2 LOSW NC Radio link downconverters NC = NO CONNECT GENERAL DESCRIPTION Figure 1. The ADL5353 uses a highly linear, doubly balanced passive The ADL5353 provides two switched LO paths that can be used mixer core along with integrated RF and local oscillator (LO) in TDD applications where it is desirable to rapidly switch between balancing circuitry to allow for single-ended operation. The two local oscillators. LO current can be externally set using a ADL5353 incorporates an RF balun to provide optimal perfor- resistor to minimize dc current commensurate with the desired mance over a 2200 MHz to 2700 MHz input frequency range level of performance. For low voltage applications, the ADL5353 using high-side LO. The balanced passive mixer arrangement is capable of operation at voltages down to 3.3 V with provides good LO-to-RF leakage, typically better than 36 dBm, substantially reduced current. For low voltage operation, an and excellent intermodulation performance. additional logic pin is provided to power down (<200 A) the circuit when desired. The balanced mixer core also provides extremely high input linearity, allowing the device to be used in demanding cellular The ADL5353 is fabricated using a BiCMOS high performance applications where in-band blocking signals might otherwise IC process. The device is available in a 5 mm 5 mm, 20-lead result in the degradation of dynamic performance. A high LFCSP and operates over a 40C to +85C temperature range. linearity IF buffer amplifier follows the passive mixer core to yield a An evaluation board is also available. typical power conversion gain of 8.8 dB and can be used with a Table 1. Passive Mixers wide range of output impedances. Single Single Mixer Dual Mixer RF Frequency (MHz) Mixer and IF Amp and IF Amp 500 to 1700 ADL5367 ADL5357 ADL5358 1200 to 2500 ADL5365 ADL5355 ADL5356 2300 to 2900 ADL5363 ADL5353 ADL5354 Rev. A Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No Tel: 781.329.4700 20102015 Analog Devices, Inc. All rights reserved. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com 09117-001ADL5353 Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 SPUR TABLES ................................................................................ 15 Applications ....................................................................................... 1 Spur Tables .................................................................................. 15 General Description ......................................................................... 1 Circuit Description......................................................................... 16 Functional Block Diagram .............................................................. 1 RF Subsystem .............................................................................. 16 Revision History ............................................................................... 2 LO Subsystem ............................................................................. 16 Specifications ..................................................................................... 3 Applications Information .............................................................. 18 5 V Performance Specifications .................................................. 3 Basic Connections ...................................................................... 18 3.3 V Performance Specifications ............................................... 4 Bias Resistor Selection ............................................................... 18 Absolute Maximum Ratings ............................................................ 5 Mixer VGS Control DAC .......................................................... 18 ESD Caution .................................................................................. 5 Evaluation Board ............................................................................ 19 Pin Configuration and Function Descriptions ............................. 6 Outline Dimensions ....................................................................... 22 Typical Performance Characteristics ............................................. 7 Ordering Guide .......................................................................... 22 5 V Performance ........................................................................... 7 3.3 V Performance ...................................................................... 14 REVISION HISTORY 2/15Rev. 0 to Rev. A Changes to Table 1 ............................................................................ 1 Deleted R9 from 5 V Performance Section ................................... 7 Deleted Figure 41 Renumbered Sequentially............................. 13 Changes to Figure 41 ...................................................................... 13 Changes to Figure 51 ...................................................................... 19 Changes to Table 7 .......................................................................... 20 Updated Outline Dimensions ....................................................... 22 Changes to Ordering Guide .......................................................... 22 10/10Revision 0: Initial Version Rev. A Page 2 of 24