3.3 V, 3.2 Gbps, Limiting Amplifier Data Sheet ADN2891 FEATURES GENERAL DESCRIPTION Input sensitivity: 4 mV p-p The ADN2891 is a 3.2 Gbps limiting amplifier with integrated 80 ps rise/fall times loss-of-signal (LOS) detection circuitry and a received signal CML outputs: 700 mV p-p differential strength indicator (RSSI). This part is optimized for SONET, Programmable LOS detector: 3.5 mV to 35 mV Gigabit Ethernet (GbE), and Fibre Channel optoelectronic Rx signal strength indicator (RSSI) conversion applications. The ADN2891 has a differential input SFF-8472-compliant average power measurement sensitivity of 4 mV p-p and accepts up to a 2.0 V p-p differential Single-supply operation: 3.3 V input overload voltage. The ADN2891 supports current mode Low power dissipation: 145 mW logic (CML) outputs with controlled rise and fall times. Available in space-saving 3 mm 3 mm, 16-lead LFCSP By monitoring the bias current through a photodiode, the on- Extended temperature range: 40C to +95C chip RSSI detector measures the average power received with SFP reference design available 2% typical linearity over the entire valid input range of the photodiode. The on-chip RSSI detector facilitates SFF-8472- APPLICATIONS compliant optical transceivers by eliminating the need for external RSSI detector circuitry. SFP/SFF/GBIC optical transceivers OC-3/OC-12/OC-48, GbE, Fibre Channel (FC) receivers Additional features include a programmable loss-of-signal 10GBASE-LX4 transceivers (LOS) detector and output squelch. WDM transponders The ADN2891 is available in a 3 mm 3 mm, 16-lead LFCSP. FUNCTIONAL BLOCK DIAGRAM AVCC AVEE DRVCC DRVEE DRVCC ADN2891 50 50 PIN OUTP ADN2880 NIN OUTN +V 50 50 V REF 10k 3k LOS PD VCC RSSI/LOS ADuC7020 RSSI OUT DETECTOR PD CATHODE CAZ1 CAZ2 THRADJ SQUELCH 0.01 F Figure 1. Rev. B Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No Tel: 781.329.4700 20052017 Analog Devices, Inc. All rights reserved. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com 05244-001ADN2891 Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 Theory of Operation ...................................................................... 10 Applications ....................................................................................... 1 Limiting Amplifier ..................................................................... 10 General Description ......................................................................... 1 Loss of Signal (LOS) Detector .................................................. 10 Functional Block Diagram .............................................................. 1 Received Signal Strength Indicator (RSSI) ............................. 10 Revision History ........................................................................... 2 Squelch Mode ............................................................................. 10 Specifications ..................................................................................... 3 Applications ..................................................................................... 11 Absolute Maximum Ratings ............................................................ 5 PCB Design Guidelines ............................................................. 11 Thermal Resistance ...................................................................... 5 Outline Dimensions ....................................................................... 13 ESD Caution .................................................................................. 5 Ordering Guide .......................................................................... 13 Pin Configuration and Function Descriptions ............................. 6 Typical Performance Characteristics ............................................. 7 REVISION HISTORY 3/2017Rev. A to Rev. B Changed CP-16-3 to CP-16-27 .................................... Throughout Changes to Figure 2 .......................................................................... 4 Changes to Figure 20 ...................................................................... 11 Changes to Ordering Guide .......................................................... 13 Updated Outline Dimensions ....................................................... 13 7/2005Rev. 0 to Rev. A Changes to Table 1 ............................................................................ 3 Changes to Ordering Guide .......................................................... 13 3/2005Revision 0: Initial Version Rev. B Page 2 of 16