4.25 Gbps, 8 8, Asynchronous Crosspoint Switch Data Sheet ADN4600 FEATURES FUNCTIONAL BLOCK DIAGRAM Full 8 8 crossbar connectivity ADN4600 Fully buffered signal path supports multicast and broadcast RECEIVE CROSSPOINT TRANSMIT operation EQUALIZATION ARRAY PRE-EMPHASIS Optimized for dc to 4.25 Gbps data IP 7:0 OP 7:0 EQ PE Programmable receive equalization IN 7:0 ON 7:0 Compensates for up to 30 in. of FR4 4.25 Gbps Programmable transmit pre-emphasis/de-emphasis ADDR 1:0 SCL Compensates for up to 30 in. of FR4 4.25 Gbps CONTROL LOGIC SDA Flexible 1.8 V to 3.3 V core supply RESETB Per lane positive/negative (P/N) pair inversion for routing ease Low power: 125 mW/channel at 4.25 Gbps Figure 1. DC- or ac-coupled differential CML inputs Programmable CML output levels 50 on -chip termination 40C to +85C temperature range operation Supports 8b10b, scrambled or uncoded nonreturn-to-zero (NRZ) data 2 I C control interface Package: 64-lead LFCSP APPLICATIONS 1, 2, 4 FibreChannel XAUI Gigabit Ethernet over backplane 10GBase-CX4 InfiniBand 50 cables The ADN4600 nonblocking switch core implements an 8 8 GENERAL DESCRIPTION crossbar and supports independent channel switching through the The ADN4600 is an asynchronous, nonblocking crosspoint 2 I C control interface. Every channel implements an asynchronous switch with eight differential PECL-/CML-compatible inputs path supporting NRZ data rates from dc to 4.25 Gbps. Each with programmable equalization and eight differential CML channel is fully independent of other channels. The ADN4600 outputs with programmable output levels and pre-emphasis or has low latency and very low channel-to-channel skew. de-emphasis. The operation of this device is optimized for NRZ data at rates up to 4.25 Gbps. The main application for the ADN4600 is to support switching on the backplane, line card, or cable interface sides of serial links. The receive inputs provide programmable equalization with The ADN4600 is packaged in a 9 mm 9 mm, 64-lead LFCSP nine settings to compensate for up to 30 in. of FR4 and package and operates from 40C to +85C. programmable pre-emphasis with seven settings to compensate for up to 30 in. of FR4 at 4.25 Gbps. Rev. B Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No Tel: 781.329.4700 20082015 Analog Devices, Inc. All rights reserved. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com 07061-001ADN4600 Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 Typical Performance Characteristics ..............................................8 Applications ....................................................................................... 1 Theory of Operation ...................................................................... 13 Functional Block Diagram .............................................................. 1 Introduction ................................................................................ 13 General Description ......................................................................... 1 Receivers ...................................................................................... 13 Revision History ............................................................................... 2 Switch Core ................................................................................. 15 Specifications ..................................................................................... 3 Transmitters ................................................................................ 16 2 Electrical Specifications ............................................................... 3 I C Control Interface .................................................................. 22 Timing Specifications .................................................................. 5 PCB Design Guidelines ............................................................. 24 Absolute Maximum Ratings ............................................................ 6 Control Register Map ..................................................................... 25 ESD Caution .................................................................................. 6 Package Outline Dimensions ........................................................ 28 Pin Configuration and Function Descriptions ............................. 7 Ordering Guide .......................................................................... 28 REVISION HISTORY 4/15Rev. A to Rev. B Changes to Table 4 ............................................................................ 7 Updated Outline Dimensions ....................................................... 28 12/12Rev. 0 to Rev. A Changes to Table 16 ........................................................................ 25 Changes to Ordering Guide .......................................................... 28 6/08Revision 0: Initial Version Rev. B Page 2 of 28