Digital Controller for Isolated Power Supply with PMBus Interface Data Sheet ADP1052 FEATURES GENERAL DESCRIPTION Peak data telemetry recording The ADP1052 is an advanced digital controller with a PMBus High speed input voltage feedforward control interface targeting high density, high efficiency, dc-to-dc power 6 pulse-width modulation (PWM) logic outputs with 625 ps conversion. This controller implements voltage mode control with resolution high speed, input line feedforward for enhanced transient and Switching frequency: 49 kHz to 625 kHz improved noise performance. The ADP1052 has six programmable Frequency synchronization as master and slave device pulse-width modulation (PWM) outputs capable of controlling Multiple energy saving modes most high efficiency power supply topologies, with added control Adaptive dead time compensation for efficiency optimization of synchronous rectification (SR). The device includes adaptive Low power consumption: 100 mW typical dead time compensation to improve efficiency over the load range, Direct parallel control for power supplies without ORing devices and programmable light load mode operation, combined with Accurate droop current share low power consumption, to reduce system standby power losses. Prebias startup The ADP1052 implements several features to enable a robust Reverse current protection system of parallel and redundant operation for customers that Conditional overvoltage protection require high availability or parallel connection. The device provides Extensive fault detection and protection synchronization, reverse current protection, prebias startup, PMBus compliant accurate current sharing between power supplies, and conditional Graphical user interface (GUI) for ease of programming overvoltage techniques to identify and safely shut down an On-board EEPROM for programming and data storage erroneous power supply in parallel operation mode. Available in a 24-lead, 4 mm 4 mm LFCSP The ADP1052 is based on flexible state machine architecture 40C to +125C operating temperature and is programmed using an intuitive GUI. The easy to use APPLICATIONS interface reduces design cycle time and results in a robust, High density isolated dc-to-dc power supplies hardware coded system loaded into the built-in EEPROM. The Intermediate bus converters small size (4 mm 4 mm) LFCSP package makes the ADP1052 High availability parallel power systems ideal for ultracompact, isolated dc-to-dc power module or Server, storage, industrial, networking, and communications embedded power designs. infrastructure TYPICAL APPLICATIONS CIRCUIT LOAD DC INPUT DRIVER SR1 SR2 VF CS2 CS2+ OVP VS+ VS CS1 OUTA OUTB SYNI/FLGI DRIVER iCoupler ADP1052 OUTC OUTD VDD RES ADD RTD VCORE PG/ALT CTRL SDA SCL AGND PMBus Figure 1. Rev. B Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No Tel: 781.329.4700 20152017 Analog Devices, Inc. All rights reserved. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com 12520-001ADP1052 Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 Duty Cycle Reading ................................................................... 34 Applications ....................................................................................... 1 Switching Frequency Reading .................................................. 34 General Description ......................................................................... 1 Temperature Reading ................................................................. 34 Typical Applications Circuit ............................................................ 1 Temperature Linearization Scheme ......................................... 35 Revision History ............................................................................... 3 PMBus Protection Commands ................................................. 35 Specifications ..................................................................................... 4 Manufacturer Specific Protection Commands ....................... 37 Absolute Maximum Ratings ............................................................ 9 Manufacturer Specific Protection Responses ......................... 39 Thermal Resistance ...................................................................... 9 Peak Data Telemetry .................................................................. 40 Soldering ........................................................................................ 9 Power Supply Calibration and Trim ............................................ 41 ESD Caution .................................................................................. 9 IIN Trim (CS1 Trim).................................................................... 41 Pin Configuration and Function Descriptions ........................... 10 IOUT Trim (CS2 Trim) ................................................................. 41 Typical Performance Characteristics ........................................... 12 V Trim (VS Trim) ................................................................. 41 OUT Theory of Operation ...................................................................... 14 V Trim (VF Gain Trim) .......................................................... 42 IN PWM Outputs (OUTA, OUTB, OUTC, OUTD, SR1, and RTD and OTP Trim ................................................................... 42 SR2) .............................................................................................. 15 Applications Configurations ......................................................... 43 Synchronous Rectification ........................................................ 15 Layout Guidelines ........................................................................... 45 PWM Modulation Limit and 180 Phase Shift ....................... 16 CS1 Pin ........................................................................................ 45 Adaptive Dead Time Compensation (ADTC)........................ 17 CS2+ and CS2 Pins .................................................................. 45 Light Load Mode and Deep Light Load Mode ....................... 17 VS+ and VS Pins ...................................................................... 45 Frequency Synchronization ...................................................... 18 OUTA to OUTD, SR1 AND SR2 PWM Outputs .................. 45 Output Voltage Sense and Adjustment .................................... 20 VDD Pin ...................................................................................... 45 Digital Compensator .................................................................. 21 VCORE Pin ................................................................................. 45 Closed-Loop Input, Voltage Feedforward Control, and VF RES Pin ........................................................................................ 45 Sense ............................................................................................. 22 SDA and SCL Pins ...................................................................... 45 Open-Loop Input, VF Operation ............................................. 23 Exposed Pad ................................................................................ 45 Open-Loop Operation ............................................................... 23 RTD Pin ....................................................................................... 45 Current Sense .............................................................................. 24 AGND Pin ................................................................................... 45 Soft Start and Shutdown ............................................................ 25 2 PMBus/I C Communication ......................................................... 46 Volt-Second Balance Control .................................................... 27 PMBus Features .......................................................................... 46 Constant Current Mode ............................................................ 27 Overview ..................................................................................... 46 Pulse Skipping ............................................................................. 28 2 PMBus/I C Address ................................................................... 46 Prebias Startup ............................................................................ 28 Data Transfer............................................................................... 46 Output Voltage Drooping Control ........................................... 28 General Call Support ................................................................. 48 VDD and VCORE ...................................................................... 29 10-Bit Addressing ....................................................................... 48 Chip Password ............................................................................ 29 Fast Mode .................................................................................... 48 Power Monitoring, Flags, and Fault Responses .......................... 30 Fault Conditions ......................................................................... 48 Flags .............................................................................................. 30 Timeout Conditions ................................................................... 48 Voltage Readings ........................................................................ 33 Data Transmission Faults .......................................................... 48 Current Readings ........................................................................ 33 Data Content Faults ................................................................... 49 Power Readings ........................................................................... 33 EEPROM ......................................................................................... 50 Rev. B Page 2 of 113