3-Channel Digital Power Supply Controller Data Sheet ADP1053 FEATURES GENERAL DESCRIPTION Configurable 8-PWM engine with up to 3 channels The ADP1053, based on a voltage mode PWM architecture, is 2 independent digitally controlled channel outputs a flexible, application dedicated digital controller designed for Voltage mode PWM control with 625 ps resolution isolated and nonisolated dc-to-dc power supply applications. Remote voltage sensing on both channels The ADP1053 enables highly efficient power supply design and Programmable compensation filters facilitates the introduction of intelligent power management Voltage feedforward option techniques to improve energy efficiency at a system level. Flexible start-up sequencing and tracking The ADP1053 provides control, monitoring, and protection Switching frequency: 50 kHz to 625 kHz of up to three independent channel outputs. The eight flexible Frequency synchronization PWM outputs can be configured as three independent channels: Independent channel protections: OVP and OCP two regulated channels with feedback control plus one additional 2 independent OTP circuits unregulated channel with a fixed duty cycle. The frequency of Programmable fault protection sequence these three channels can be programmed individually from Volt-second balance and dual-phase current balance 50 kHz to 625 kHz all channels can be synchronized internally for interleaved configurations or to an external signal. On-board EEPROM All eight PWM outputs can also be assigned to enable a single- PMBus-compliant channel solution, which may be required in high power, high Graphical user interface (GUI) for ease of programming efficiency applications. Available in a 40-lead, 6 mm 6 mm LFCSP Features include differential voltage sensing, fast current sensing, APPLICATIONS flexible start-up sequencing and tracking, and synchronization AC-to-DC power supplies between devices to reduce low frequency system noise. Protection Isolated dc-to-dc power supplies and monitoring features include overcurrent protection (OCP), Intermediate rail power supplies undervoltage protection (UVP), overvoltage protection (OVP), Nonisolated dc-to-dc power converter and overtemperature protection (OTP). SIMPLIFIED TYPICAL APPLICATION CIRCUIT VIN DC DRIVER V A+ OUT DRIVER LOAD DRIVER R SENSE V A OUT CS2 A ADP1053 CS2+ A PWM VS+ A OUTPUTS VS A iCoupler V B+ OUT DUPLICATE THE ABOVE SCHEMATICS FOR CHANNEL B V B OUT Figure 1. Rev. A Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No Tel: 781.329.4700 www.analog.com license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Fax: 781.461.3113 2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. 10241-001ADP1053 Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 ACSNS Flag................................................................................. 28 Applications....................................................................................... 1 Overcurrent Protection (OCP) Flags ...................................... 28 General Description ......................................................................... 1 Overtemperature Protection (OTP) and Overtemperature Warning (OTW) Flags............................................................... 29 Simplified Typical Application Circuit .......................................... 1 External Flag Input (FLGI/SYNI Pin) ..................................... 30 Revision History ............................................................................... 3 Protection Actions...................................................................... 30 Functional Block Diagram .............................................................. 4 Flag Blanking During Soft Start ............................................... 30 Specifications..................................................................................... 5 Latched Flags............................................................................... 30 Absolute Maximum Ratings............................................................ 9 First Flag ID Recording ............................................................. 31 Thermal Resistance ...................................................................... 9 Power Supply Calibration and Trim ............................................ 32 Soldering........................................................................................ 9 CS, CS1 A, and CS1 B Gain Trim .......................................... 32 ESD Caution.................................................................................. 9 CS2 A and CS2 B Offset and Gain Trim............................... 32 Pin Configuration and Function Descriptions........................... 10 VS A and VS B Gain Trim ...................................................... 32 Application Circuits ....................................................................... 12 ACSNS Gain Trim...................................................................... 32 Theory of Operation ...................................................................... 14 RTD1, RTD2, OTP1, and OTP2 Trim..................................... 33 PWM Outputs (OUT1 to OUT8) ............................................ 14 Layout Guidelines....................................................................... 33 Frequency Synchronization ...................................................... 16 2 PMBus/I C Communication......................................................... 34 Voltage Sense............................................................................... 16 Features........................................................................................ 34 Current Sense.............................................................................. 17 Overview ..................................................................................... 34 SR FETs Reverse Current Protection ....................................... 19 2 PMBus/I C Address ................................................................... 34 Control Loops and Feedback References ................................ 19 Data Transfer............................................................................... 35 Voltage Setting with Slew Rate.................................................. 19 General Call Support ................................................................. 36 Digital Filters............................................................................... 20 Fast Mode .................................................................................... 36 ACSNS and Input Feedforward................................................ 20 Fault Conditions......................................................................... 36 Light Load Mode and Phase Shedding.................................... 21 Timeout Conditions................................................................... 36 Power-Good Signals................................................................... 21 Data Transmission Faults .......................................................... 37 Soft Start and Shutdown............................................................ 21 Data Content Faults ................................................................... 37 Synchronous Rectifier (SR) Soft Start...................................... 24 EEPROM ......................................................................................... 38 Volt-Second Balance and Current Balance ............................. 24 Features........................................................................................ 38 Power Monitoring and Flags......................................................... 25 Overview ..................................................................................... 38 Monitoring Functions................................................................ 25 Page Erase Operation................................................................. 38 Voltage Readings ........................................................................ 25 Read Operation (Byte Read and Block Read) ........................ 38 Current Readings........................................................................ 25 Write Operation (Byte Write and Block Write) ..................... 39 Temperature Readings (RTD1 and RTD2 Pins)..................... 25 EEPROM Password.................................................................... 40 Temperature Linearization Scheme ......................................... 26 Downloading EEPROM Settings to Internal Registers......... 40 Channel A and Channel B Duty Cycle Readings................... 27 Saving Register Settings to the EEPROM ............................... 40 Flags.............................................................................................. 27 EEPROM CRC Checksum........................................................ 40 Housekeeping Flags.................................................................... 27 Software GUI .................................................................................. 41 Overvoltage Protection (OVP) Flags....................................... 27 Undervoltage Protection (UVP) Flags..................................... 27 Rev. A Page 2 of 84