100 MHz to 2400 MHz I/Q Modulator with Integrated Fractional-N PLL and VCO Data Sheet ADRF6755 FEATURES GENERAL DESCRIPTION I/Q modulator with integrated fractional-N PLL and VCO The ADRF6755 is a highly integrated quadrature modulator, Gain control span: 47 dB in 1 dB steps frequency synthesizer, and programmable attenuator. The device Output frequency range: 100 MHz to 2400 MHz covers an operating frequency range from 100 MHz to 2400 MHz Output 1 dB compression: 8 dBm at LO = 1800 MHz for use in satellite, cellular, and broadband communications. Output IP3: 20.5 dBm at LO = 1800 MHz The ADRF6755 modulator includes a high modulus, fractional-N Noise floor: 161 dBm/Hz at LO = 1800 MHz frequency synthesizer with integrated VCO, providing less than Baseband modulation bandwidth: 600 MHz (3 dB) 1 Hz frequency resolution, and a 47 dB digitally controlled output Output frequency resolution: 1 Hz attenuator with 1 dB steps. 2 SPI and I C-compatible serial interfaces Control of all the on-chip registers is through a user-selected SPI Power supply: 5 V/380 mA 2 interface or I C interface. The device operates from a single power supply ranging from 4.75 V to 5.25 V. VCC1 VCC2 VCC3 VCC4 LOMON LOMON 3.3V REGOUT REGULATOR IBB VREG1 IBB VREG2 VREG3 CCOMP1 VREG4 47dB CCOMP2 GAINCONTROL VREG5 RANGE CCOMP3 VREG6 RFDIVIDER RFOUT 0/90 VCO VTUNE CORE TXDIS QBB QBB RSET REFERENCE 2 5-BIT REFIN 2 + PHASE DOUBLER DIVIDER CHARGE FREQUENCY CP PUMP DETECTOR REFIN NC CURRENT SETTING N-COUNTER NC THIRD-ORDER LDET SDI/SDA FRACTIONAL CR9 7:4 2 CLK/SCL SPI/I C INTERPOLATOR INTERFACE SDO CS FRACTIONAL MODULUS INTEGER 25 REGISTER 2 REGISTER ADRF6755 AGND DGND Figure 1. Rev. B Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No Tel: 781.329.4700 20122013 Analog Devices, Inc. All rights reserved. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com 10465-001ADRF6755 Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 SPI Interface ................................................................................ 27 General Description ......................................................................... 1 Program Modes .......................................................................... 29 Revision History ............................................................................... 2 Register Map ................................................................................... 31 Specifications ..................................................................................... 3 Register Map Summary ............................................................. 31 Timing Characteristics ................................................................ 8 Register Bit Descriptions ........................................................... 32 Absolute Maximum Ratings .......................................................... 10 Suggested Power-Up Sequence ..................................................... 35 ESD Caution ................................................................................ 10 Initial Register Write Sequence ................................................ 35 Pin Configuration and Function Descriptions ........................... 11 Evaluation Board ............................................................................ 37 Typical Performance Characteristics ........................................... 13 General Description ................................................................... 37 Theory of Operation ...................................................................... 21 Hardware Description ............................................................... 37 Overview ...................................................................................... 21 PCB Artwork............................................................................... 41 PLL Synthesizer and VCO ......................................................... 21 Bill of Materials ........................................................................... 44 Quadrature Modulator .............................................................. 24 Outline Dimensions ....................................................................... 45 Attenuator .................................................................................... 25 Ordering Guide .......................................................................... 45 Voltage Regulator ....................................................................... 25 2 I C Interface ................................................................................ 25 REVISION HISTORY 4/13Rev. A to Rev. B Changes to Ordering Guide .......................................................... 45 11/12Rev. 0 to Rev. A Changes to Figure 1 .......................................................................... 1 Changes to Input Frequency Parameter, Table 1 .......................... 6 Changes to Bit 7 Description, Table 27 and Bit 6 Description, Table 27 ............................................................................................ 34 Changed 0x00 to 0x60 in Step 13 ................................................. 35 Updated Outline Dimensions ....................................................... 45 Changes to Ordering Guide .......................................................... 45 7/12Revision 0: Initial Version Rev. B Page 2 of 48