Dual, 10-Bit nanoDAC 2 with 2 ppm/C Reference, I C Interface Data Sheet AD5338R FEATURES FUNCTIONAL BLOCK DIAGRAM V V DD GND REF Low drift 2.5 V reference: 2 ppm/C typical Tiny package: 3 mm 3 mm, 16-lead LFCSP AD5338R V LOGIC 2.5V Total unadjusted error (TUE): 0.1% of full-scale range (FSR) REFERENCE maximum SCL Offset error: 1.5 mV maximum INPUT DAC STRING V A OUT REGISTER REGISTER DAC A SDA Gain error: 0.1% of FSR maximum BUFFER High drive capability: 20 mA, 0.5 V from supply rails STRING INPUT DAC A1 V B User selectable gain of 1 or 2 (GAIN pin) OUT REGISTER REGISTER DAC B BUFFER Reset to zero scale or midscale (RSTSEL pin) A0 1.8 V logic compatibility Low glitch: 0.5 nV-sec 2 400 kHz I C-compatible serial interface POWER-ON GAIN = POWER- RESET 1/2 DOWN LOGIC Low power: 3.3 mW at 3 V 2.7 V to 5.5 V power supply LDAC RESET RSTSEL GAIN 40C to +105C temperature range Figure 1. Table 1. Related Devices APPLICATIONS Interface Reference 12-Bit 10-Bit Optical transceivers 1 SPI Internal AD5687R AD5313R Base station power amplifiers 1 External AD5687 AD5313 Process controls (programmable logic controller PLC I/O cards) 2 1 I C Internal AD5697R AD5338R Industrial automation 1 External AD5338 Data acquisition systems 1 The AD5338R and the AD5338 are not pin-to-pin or software compatible. The AD5313R and the AD5313 are not pin-to-pin or software compatible. GENERAL DESCRIPTION The AD5338R, a member of the nanoDAC family, is a low power, PRODUCT HIGHLIGHTS dual, 10-bit buffered voltage output digital-to-analog converter 1. Precision DC Performance. (DAC). The device includes a 2.5 V, 2 ppm/C internal reference TUE: 0.1% of FSR maximum (enabled by default) and a gain select pin giving a full-scale output Offset error: 1.5 mV maximum of 2.5 V (gain = 1) or 5 V (gain = 2). The AD5338R operates from Gain error: 0.1% of FSR maximum a single 2.7 V to 5.5 V supply, is guaranteed monotonic by design, 2. Low Drift 2.5 V On-Chip Reference. and exhibits less than 0.1% FSR gain error and 1.5 mV offset error 2 ppm/C typical temperature coefficient performance. The device is available in a 3 mm 3 mm LFCSP 5 ppm/C maximum temperature coefficient and a TSSOP package. 3. Two Package Options. The AD5338R also incorporates a power-on reset circuit and a 3 mm 3 mm, 16-lead LFCSP RSTSEL pin that ensures that the DAC outputs power up to zero 16-lead TSSOP scale or midscale and remain there until a valid write takes place. It contains a per channel power-down feature that reduces the current consumption of the device to 4 A at 3 V while in power- down mode. The AD5338R uses a versatile 2-wire serial interface that operates at clock rates up to 400 kHz and includes a V pin intended LOGIC for 1.8 V/3 V/5 V logic. Rev. A Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No Tel: 781.329.4700 20132017 Analog Devices, Inc. All rights reserved. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com INTERFACE LOGIC 11252-001AD5338R Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 Serial Operation ......................................................................... 19 Applications ....................................................................................... 1 Write Operation.......................................................................... 19 Functional Block Diagram .............................................................. 1 Read Operation........................................................................... 20 General Description ......................................................................... 1 Multiple DAC Readback Sequence .......................................... 20 Product Highlights ........................................................................... 1 Power-Down Operation ............................................................ 21 Revision History ............................................................................... 2 LDAC Load DAC (Hardware Pin) ........................................... 22 Specifications ..................................................................................... 3 LDAC Mask Register ................................................................. 22 AC Characteristics ........................................................................ 5 Hardware Reset ( ) .......................................................... 23 RESET Timing Characteristics ................................................................ 6 Reset Select Pin (RSTSEL) ........................................................ 23 Absolute Maximum Ratings ............................................................ 7 Internal Reference Setup ........................................................... 23 ESD Caution .................................................................................. 7 Solder Heat Reflow ..................................................................... 23 Pin Configurations and Function Descriptions ........................... 8 Long-Term Temperature Drift ................................................. 23 Typical Performance Characteristics ............................................. 9 Thermal Hysteresis .................................................................... 24 Terminology .................................................................................... 15 Applications Information .............................................................. 25 Theory of Operation ...................................................................... 17 Microprocessor Interfacing ....................................................... 25 Digital-to-Analog Converter .................................................... 17 ADSP-BF531 Interface .............................................................. 25 Transfer Function ....................................................................... 17 Layout Guidelines....................................................................... 25 DAC Architecture ....................................................................... 17 Galvanically Isolated Interface ................................................. 25 Serial Interface ............................................................................ 18 Outline Dimensions ....................................................................... 26 Write and Update Commands .................................................. 18 Ordering Guide .......................................................................... 26 REVISION HISTORY 5/2017Rev. 0 to Rev. A Changes to Features Section............................................................ 1 Change to Table 1 Summary ........................................................... 3 Changes to Table 3 ............................................................................ 5 Changes to Table 4 Summary .......................................................... 6 Changes to Table 5 ............................................................................ 7 RESET Changes to VLOGIC Pin Description and Pin Description, Table 6 ................................................................................................ 8 Changes to Figure 13 to Figure 16 ................................................ 10 Changes to Figure 17 to Figure 21 ................................................ 11 Changes to Figure 27 ...................................................................... 12 Changes to Figure 34 ...................................................................... 13 Changes to Figure 35 ...................................................................... 14 Changes to Figure 44 ...................................................................... 20 RESET Changes to Hardware Reset ( ) Section, Long-Term Temperature Drift Section, and Figure 48................................... 23 Changes to Ordering Guide .......................................................... 26 2/2013Revision 0: Initial Version Rev. A Page 2 of 27