16-Channel, 16-Bit/12-Bit Voltage Output denseDACs Data Sheet AD5766/AD5767 voltage as low as 20 V or a maximum output voltage of up to FEATURES +14 V. Each of the 16 channels can be monitored with an Complete 16-channel, 12-bit/16-bit DACs integrated output voltage multiplexer. 8 software-programmable output ranges: 20 V to 0 V, 16 V to 0 V, 10 V to 0 V, 10 V to +6 V, 12 V to +14 V, The AD5766/AD5767 have integrated output buffers that can 16 V to +10 V, 5 V and 10 V sink or source up to 20 mA. In conjunction with these buffers, a Integrated DAC output buffers with 20 mA output current low frequency signal can be superimposed onto each DAC output capability via dedicated dither pins. These dedicated dither pins simplify 4 mm 4 mm WLCSP package and 40-lead LFCSP package the system design by reducing the number of external components Integrated reference buffers required for a similar external implementation, like operational 2 dither signal input pins amplifiers or resistors. The reduction of external components Channel monitoring multiplexer makes the AD5766/AD5767 suitable for indium phosphide Mach 1.8 V logic compatibility Zehnder modulator (InP MZM) biasing applications. Temperature range: 40C to +105C The devices incorporate a power-on reset (POR) circuit that ensures that the DAC outputs are clamped to ground on power APPLICATIONS up and remain at this level until the output range of the DAC is Mach Zehnder modulator bias control configured. The outputs of all DACs are updated through register Optical networking configuration, with the added functionality of user-selectable Instrumentation DAC channels to be simultaneously updated. Industrial automation Data acquisition systems The AD5766/AD5767 use a versatile 4-wire serial interface that Analog output modules operates at clock rates of up to 50 MHz for write mode and is compatible with serial peripheral interface (SPI), QSPI, GENERAL DESCRIPTION MICROWIRE, and DSP interface standards. The AD5766/ The AD5766/AD5767 are 16-channel, 16-bit/12-bit, voltage output AD5767 also contain a VLOGIC pin intended for 1.8 V/3.3 V/5 V denseDAC digital-to-analog converters (DACs). logic. The DACs generate output voltage ranges from an external 2.5 V The AD5766/AD5767 are available in a 4 mm 4 mm WLCSP reference. Depending on the voltage range selected, the midpoint package and a 40-lead LFCSP package. The AD5766/AD5767 of the output span can be adjusted, allowing a minimum output operate at a temperature range of 40C to +105C. FUNCTIONAL BLOCK DIAGRAM V AV AV REF CC DD V 0 OUT AD5766/AD5767 RANGE 16-TO-1 MUX OUT V SET DAC MUX LOGIC V 15 OUT n n DAC INPUT V 0 DAC 0 SDI OUT INPUT REGISTER 0 REGISTER 0 SHIFT SCLK REGISTER AND n SYNC INPUT DAC CONTROL DAC 1 V 1 OUT REGISTER 1 REGISTER 1 LOGIC SDO RESET n INPUT DAC DAC 15 V 15 OUT REGISTER 15 REGISTER 15 DGND AV AGND SS AGND N0 N1 Figure 1. Rev. C Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No Tel: 781.329.4700 20172018 Analog Devices, Inc. All rights reserved. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com 15145-001AD5766/AD5767 Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 Register Details ............................................................................... 33 Applications ....................................................................................... 1 Input Shift Register .................................................................... 33 General Description ......................................................................... 1 Monitor Mux Control ................................................................ 34 Functional Block Diagram .............................................................. 1 No Operation .............................................................................. 35 Revision History ............................................................................... 3 Daisy-Chain Mode ..................................................................... 35 Specifications ..................................................................................... 4 Write and Update Commands .................................................. 35 AC Performance Characteristics ................................................ 8 Span Register ............................................................................... 36 Timing Characteristics ................................................................ 9 Dither Power Control Register ................................................. 36 Absolute Maximum Ratings .......................................................... 11 Write Input Data to All DAC Registers ................................... 36 Thermal Resistance .................................................................... 11 Software Full Reset ..................................................................... 37 ESD Caution ................................................................................ 11 Select Register for Readback ..................................................... 37 Pin Configurations and Function Descriptions ......................... 12 Apply N0 or N1 Dither Signal to DACs Register ................... 38 Typical Performance Characteristics ........................................... 16 Dither Scale ................................................................................. 38 Dither Characteristics ................................................................ 25 Invert Dither Register ................................................................ 39 Terminology .................................................................................... 27 Applications Information .............................................................. 40 Theory of Operation ...................................................................... 29 Dither Configuration ................................................................. 40 Digital-to-Analog Converter .................................................... 29 Thermal Considerations ............................................................ 40 DAC Architecture ....................................................................... 29 Microprocessor Interfacing ....................................................... 40 Resistor String ............................................................................. 29 AD5766/AD5767 to SPI Interface............................................ 40 Power-On Reset (POR) .............................................................. 29 Layout Guidelines....................................................................... 41 Dither ........................................................................................... 31 Outline Dimensions ....................................................................... 42 Dither Power-Down Mode ........................................................ 31 Ordering Guide .......................................................................... 43 Monitor Mux ............................................................................... 31 Serial Interface ............................................................................ 32 Rev. C Page 2 of 43