16-Channel DAS with 16-Bit, Bipolar Input, Dual Simultaneous Sampling ADC Data Sheet AD7616 FEATURES APPLICATIONS 16-channel, dual, simultaneously sampled inputs Power line monitoring Independently selectable channel input ranges Protective relays True bipolar: 10 V, 5 V, 2.5 V Multiphase motor control Single 5 V analog supply and 2.3 V to 3.6 V V supply Instrumentation and control systems DRIVE Fully integrated data acquisition solution Data acquisition systems (DASs) Analog input clamp protection GENERAL DESCRIPTION Input buffer with 1 M analog input impedance The AD7616 is a 16-bit, DAS that supports dual simultaneous First-order antialiasing analog filter sampling of 16 channels. The AD7616 operates from a single 5 V On-chip accurate reference and reference buffer supply and can accommodate 10 V, 5 V, and 2.5 V true bipolar Dual 16-bit successive approximation register (SAR) ADC input signals while sampling at throughput rates up to 1 MSPS Throughput rate: 2 1 MSPS per channel pair with 90.5 dB SNR. Higher SNR performance can Oversampling capability with digital filter be achieved with the on-chip oversampling mode (92 dB for an Flexible sequencer with burst mode oversampling ratio (OSR) of 2). Flexible parallel/serial interface SPI/QSPI/MICROWIRE/DSP compatible The input clamp protection circuitry can tolerate voltages up to Optional cyclic redundancy check (CRC) error checking 21 V. The AD7616 has 1 M a nalog input impedance , regardless Hardware/software configuration of sampling frequency. The single-supply operation, on-chip Performance filtering, and high input impedance eliminate the need for 92 dB SNR at 500 kSPS (2 oversampling) driver op amps and external bipolar supplies. 90.5 dB SNR at 1 MSPS The device contains analog input clamp protection, a dual, 16-bit 103 dB THD charge redistribution SAR analog-to-digital converter (ADC), a 1 LSB INL (typical), 0.99 LSB DNL (maximum) flexible digital filter, a 2.5 V reference and reference buffer, and 8 kV ESD rating on analog input channels high speed serial and parallel interfaces. On-chip self detect function The AD7616 is serial peripheral interface (SPI)/QSPI/DSP/ 80-lead LQFP package MICROWIRE compatible FUNCTIONAL BLOCK DIAGRAM V V CC REFCAP REFINOUT REFSEL REGCAP REGCAPD DRIVE 1M R FB 1.8V 1.8V V0A 2.5V CLAMP ALDO DLDO REF FIRST- V0AGND CLAMP R ORDER LPF FB 1M 9:1 MUX 1M SERIAL SDOx/SDI R FB V7A CLAMP 16-BIT FIRST- V7AGND SER/PAR CLAMP PARALLEL/ SAR R ORDER LPF OSR FB SERIAL 1M DIGITAL SER1W INTERFACE 1M FILTER R FB 16-BIT V0B CLAMP PARALLEL DB15 TO DB0 SAR FIRST- V0BGND CLAMP R ORDER LPF FB 1M OS2 TO OS0 9:1 1M MUX R FB RESET V7B CLAMP FIRST- FLEXIBLE BURST V7BGND CLAMP R ORDER LPF SEQUENCER FB 1M SEQEN CONTROL HW RNGSEL0, HW RNGSEL1 INPUTS CHSEL2 TO CHSEL0 V CC AD7616 CLK OSC 2:1 BUSY MUX ALDO CONVST AGND DGND NOTES 1. MULTIFUNCTION PINS, SUCH AS DB15/OS2, ARE REFERRED TO BY A SINGLE FUNCTION OF THE PIN, FOR EXAMPLE, DB15, WHEN ONLY THAT FUNCTION IS RELEVANT. REFER TO THE PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SECTION FOR MORE INFORMATION. Figure 1. Rev. 0 Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No Tel: 781.329.4700 2016 Analog Devices, Inc. All rights reserved. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com 13591-001AD7616 Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 Software Mode ............................................................................ 29 Applications ....................................................................................... 1 Reset Functionality..................................................................... 29 General Description ......................................................................... 1 Pin Function Overview ............................................................. 30 Functional Block Diagram .............................................................. 1 Digital Interface .............................................................................. 31 Revision History ............................................................................... 2 Channel Selection ....................................................................... 31 Specifications ..................................................................................... 3 Parallel Interface ......................................................................... 32 Timing Specifications .................................................................. 6 Serial Interface ............................................................................ 33 Parallel Mode Timing Specifications ......................................... 8 Sequencer......................................................................................... 35 Serial Mode Timing Specifications ............................................ 9 Hardware Mode Sequencer ....................................................... 35 Absolute Maximum Ratings .......................................................... 10 Software Mode Sequencer ......................................................... 35 Thermal Resistance .................................................................... 10 Burst Sequencer .......................................................................... 36 ESD Caution ................................................................................ 10 Diagnostics ...................................................................................... 38 Pin Configuration and Function Descriptions ........................... 11 Diagnostic Channels .................................................................. 38 Typical Performance Characteristics ........................................... 15 Interface Self Test ....................................................................... 38 Terminology .................................................................................... 21 CRC .............................................................................................. 38 Theory of Operation ...................................................................... 23 Register Summary .......................................................................... 40 Converter Details........................................................................ 23 Addressing Registers .................................................................. 41 Analog Input ............................................................................... 23 Configuration Register .............................................................. 42 ADC Transfer Function ............................................................. 24 Channel Register ........................................................................ 43 Internal/External Reference ...................................................... 24 Input Range Registers ................................................................ 44 Shutdown Mode .......................................................................... 25 Input Range Register A1............................................................ 44 Digital Filter ................................................................................ 25 Input Range Register A2............................................................ 45 Applications Information .............................................................. 26 Input Range Register B1 ............................................................ 46 Functionality Overview ............................................................. 26 Input Range Register B2 ............................................................ 47 Device Configuration ..................................................................... 28 Sequencer Stack Registers ......................................................... 48 Operational Mode ...................................................................... 28 Status Register ............................................................................. 49 Internal/External Reference ...................................................... 28 Outline Dimensions ....................................................................... 50 Digital Interface .......................................................................... 28 Ordering Guide .......................................................................... 50 Hardware Mode .......................................................................... 28 REVISION HISTORY 10/2016Revision 0: Initial Version Rev. 0 Page 2 of 50