2 W, Filterless, Class-D Stereo Audio Amplifier Data Sheet SSM2306 The SSM2306 features an ultralow idle current, high efficiency, FEATURES and a low noise modulation scheme. It operates with >87% Filterless Class-D amplifier with built-in output stage efficiency at 1.4 W into 8 from a 5.0 V supply and has a 2 W into 4 and 1.4 W into 8 at 5.0 V supply signal-to-noise ratio (SNR) that is better than 96 dB. Pulse- Ultralow idle current with load resistance density modulation (PDM) offers lower electromagnetic >87% efficiency at 5.0 V, 1.4 W into 8 speaker interference (EMI) radiated emissions compared to other Better than 96 dB signal-to-noise ratio (SNR) Class-D architectures. Available in a 16-lead, 3 mm 3 mm LFCSP Single-supply operation from 2.5 V to 5.0 V The SSM2306 has a micropower shutdown mode with a typical 20 nA ultralow shutdown current shutdown current of 20 nA. Shutdown is enabled by applying a Short-circuit and thermal protection logic low to the SD pin. Pop-and-click suppression Built-in resistors reduce board component count The architecture of the device allows it to achieve a very low level Default fixed 18 dB gain and user-adjustable of pop and click to minimize voltage glitches at the output during turn-on and turn-off, thereby reducing audible noise on activation APPLICATIONS and deactivation. The fully differential input of the SSM2306 Mobile phones provides excellent rejection of common-mode noise on the input. MP3 players Input coupling capacitors can be omitted if the dc input Portable gaming common-mode voltage is approximately VDD/2. Portable electronics Educational toys The SSM2306 also has excellent rejection of power supply noise, Notebook computers including noise caused by GSM transmission bursts and RF GENERAL DESCRIPTION rectification. The SSM2306 is a fully integrated, high efficiency, Class-D stereo The SSM2306 has a preset gain of 18 dB that can be reduced by audio amplifier designed to maximize performance for portable using external resistors. applications. The application circuit requires minimum external components and operates from a single 2.5 V to 5.0 V supply. It The SSM2306 is specified over the commercial temperature range is capable of delivering 2 W of continuous output power with less (40C to +85C). It has built-in thermal shutdown and output than 10% total harmonic distortion plus noise (THD + N) short-circuit protection. It is available in a 16-lead, 3 mm 3 mm driving a 4 load from a 5.0 V supply. lead frame chip scale package (LFCSP). FUNCTIONAL BLOCK DIAGRAM VBATT 10F 2.5V TO 5.0V 0.1F SSM2306 344k VDD VDD 1 22nF R EXT 43k OUTR+ RIGHT IN+ FET INR+ MODULATOR OUTR DRIVER RIGHT IN INR R 43k 1 EXT 22nF 344k INTERNAL SHUTDOWN BIAS OSCILLATOR SD 344k 1 22nF R EXT 43k OUTL+ LEFT IN+ FET INL+ MODULATOR OUTL DRIVER LEFT IN INL R 43k 1 EXT 22nF GND GND 344k GAIN = 344k /(43k + R ) EXT 1 INPUT CAPS ARE OPTIONAL IF INPUT DC COMMON-MODE VOLTAGE IS APPROXIMATELY V /2. DD Figure 1. Rev. A Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No Tel: 781.329.4700 20072016 Analog Devices, Inc. All rights reserved. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Technical Support www.analog.com Trademarks and registered trademarks are the property of their respective owners. 06542-001SSM2306 Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 Typical Application Circuits ......................................................... 11 Applications ....................................................................................... 1 Application Notes ........................................................................... 12 General Description ......................................................................... 1 Overview ..................................................................................... 12 Functional Block Diagram .............................................................. 1 Gain Selection ............................................................................. 12 Revision History ............................................................................... 2 Pop-and-Click Suppression ...................................................... 12 Specif icat ions ..................................................................................... 3 EMI Noise .................................................................................... 12 Absolute Maximum Ratings ............................................................ 4 Layout .......................................................................................... 13 Thermal Resistance ...................................................................... 4 Input Capacitor Selection .......................................................... 13 ESD Caution .................................................................................. 4 Proper Power Supply Decoupling ............................................ 13 Pin Configuration and Function Descriptions ............................. 5 Outline Dimensions ....................................................................... 14 Typical Performance Characteristics ............................................. 6 Ordering Guide .......................................................................... 14 REVISION HISTORY 6/2016Rev. 0 to Rev. A Changes to Figure 2 and Table 4 ..................................................... 5 Updated Outline Dimensions ....................................................... 14 Changes to Ordering Guide .......................................................... 14 4/2007Revision 0: Initial Version Rev. A Page 2 of 16