SAM G55G / SAM G55J
Atmel | SMART ARM-based Flash MCU
DATASHEET
Description
The Atmel | SMART SAM G55 is a series of Flash microcontrollers based on the
high-performance 32-bit ARM Cortex -M4 RISC processor with FPU (Floating
Point Unit). It operates at a maximum speed of 120 MHz and features 512 Kbytes
of Flash and up to 176 Kbytes of SRAM. The peripheral set includes eight flexible
2
communication units comprising USARTs, SPIs and I C-bus interfaces (TWIs),
2
two three-channel general-purpose 16-bit timers, two I S controllers, one-channel
pulse density modulation, one 8-channel 12-bit ADC, one real-time timer (RTT)
and one real-time clock (RTC), both located in the ultra low-power backup area.
The Atmel | SMART SAM G55 devices have three software-selectable low-power
modes: Sleep, Wait and Backup. In Sleep mode, the processor is stopped while
all other functions can be kept running. In Wait mode, all clocks and functions are
stopped but some peripherals can be configured to wake up the system based on
events, including partial asynchronous wakeup (SleepWalking). In Backup
mode, RTT, RTC and wakeup logic are running.
For power consumption optimization, the flexible clock system offers the capability
of having different clock frequencies for some peripherals. Moreover, the
processor and bus clock frequency can be modified without affecting the
peripheral processing.
The real-time event management allows peripherals to receive, react to and send
events in Active and Sleep modes without processor intervention.
The SAM G55 devices are general-purpose low-power microcontrollers that offer
high performance, processing power and small package options combined with a
rich and flexible peripheral set. With this unique combination of features, the SAM
G55 series is suitable for a wide range of applications including consumer,
industrial control and PC peripherals.
The device operates from 1.62V to 3.6V and is available in three packages:
49-pin WLCSP, 64-pin QFN and 64-pin LQFP.
Atmel-11289F-ATARM-SAM-G55G-SAM-G55J-Datasheet_27-May-16Features
Core
ARM Cortex-M4 with up to 16 Kbytes SRAM on I/D bus providing 0 wait state execution at up to
(1)
120 MHz
Memory Protection Unit (MPU)
DSP Instructions
Floating Point Unit (FPU)
Thumb -2 instruction set
Note: 1. 120 MHz with V or with V trimmed by regulator.
DDCOREXT120 DDCORE
Memories
Up to 512 Kbytes embedded Flash
Up to 176 Kbytes embedded SRAM
8 Kbytes ROM with embedded boot loader, single-cycle access at full speed
System
Embedded voltage regulator for single-supply operation
Power-on reset (POR) and Watchdog for safe operation
Quartz or ceramic resonator oscillators: 3 to 20 MHz with clock failure detection and 32.768 kHz for
RTT or system clock
High-precision 8/16/24 MHz factory-trimmed internal RC oscillator. In-application trimming access for
frequency adjustment
Slow clock internal RC oscillator as permanent low-power mode device clock
PLL range from 48 MHz to 120 MHz for device clock
PLL range from 24 MHz to 48 MHz for USB device and USB OHCI
Up to 30 peripheral DMA (PDC) channels
256-bit General-Purpose Backup Registers (GPBR)
16 external interrupt lines
Peripherals
8 flexible communication units supporting:
USART
SPI
Two-wire Interface (TWI) featuring TWI masters and high-speed TWI slaves
Crystal-less USB 2.0 Device and USB Host OHCI with On-chip Transceiver
2
2 Inter-IC Sound Controllers (I S)
1 Pulse Density Modulation Interface (PDMIC) (supports up to two microphones)
2 three-channel 16-bit Timer/Counters (TC) with capture, waveform, compare and PWM modes
1 48-bit Real-Time Timer (RTT) with 16-bit prescaler and 32-bit counter
1 RTC with calendar and alarm features
1 32-bit Cyclic Redundancy Check Calculation Unit (CRCCU)
I/O
Up to 48 I/O lines with external interrupt capability (edge or level), debouncing, glitch filtering and on-
die series resistor termination. Individually programmable open-drain, pull-up and pull-down resistor
and synchronous output
Two PIO Controllers provide control of up to 48 I/O lines
2 SAM G55 [DATASHEET]
Atmel-11289F-ATARM-SAM-G55G-SAM-G55J-Datasheet_27-May-16