Virtex-7 T and XT FPGAs Data Sheet: DC and AC Switching Characteristics DS183 (v1.27) April 6, 2017 Product Specification Introduction Virtex-7 T and XT FPGAs are available in -3, -2, -1, and device are the same as for a -1C speed grade commercial -2L speed grades, with -3 having the highest performance. device). However, only selected speed grades and/or The -2L devices operate at V = 1.0V and are screened devices are available in each temperature range. CCINT for lower maximum static power. The speed specification of All supply voltage and junction temperature specifications a -2L device is the same as the -2 speed grade. The -2G are representative of worst-case conditions. The parameters speed grade is available in devices utilizing Stacked Silicon included are common to popular designs and typical Interconnect (SSI) technology. The -2G speed grade applications. supports 12.5 Gb/s GTX or 13.1 Gb/s GTH transceivers as well as the standard -2 speed grade specifications. Available device and package combinations can be found in: Virtex-7 T and XT FPGA DC and AC characteristics are 7 Series FPGAs Overview (DS180) specified in commercial, extended, industrial, and military Defense-Grade 7 Series FPGAs Overview (DS185) temperature ranges. Except for the operating temperature This Virtex-7 T and XT FPGA data sheet, part of an overall range or unless otherwise noted, all the DC and AC electrical set of documentation on the 7 series FPGAs, is available on parameters are the same for a particular speed grade (that the Xilinx website at www.xilinx.com/7. is, the timing characteristics of a -1M speed grade military DC Characteristics (1) Table 1: Absolute Maximum Ratings Symbol Description Min Max Units FPGA Logic V Internal supply voltage 0.5 1.1 V CCINT V Auxiliary supply voltage 0.5 2.0 V CCAUX V Supply voltage for the block RAM memories 0.5 1.1 V CCBRAM Output drivers supply voltage for 3.3V HR I/O banks 0.5 3.6 V V CCO Output drivers supply voltage for 1.8V HP I/O banks 0.5 2.0 V V Auxiliary supply voltage 0.5 2.06 V CCAUX IO V Input reference voltage 0.5 2.0 V REF I/O input voltage for 3.3V HR I/O banks 0.40 V +0.55 V CCO I/O input voltage for 1.8V HP I/O banks 0.55 V +0.55 V (2)(3)(4) CCO V IN I/O input voltage (when V = 3.3V) for V and differential I/O standards except 0.40 2.625 V CCO REF (5) TMDS 33 V Key memory battery backup supply 0.5 2.0 V CCBATT GTX and GTH Transceivers V Analog supply voltage for the GTX/GTH transmitter and receiver circuits 0.5 1.1 V MGTAVCC V Analog supply voltage for the GTX/GTH transmitter and receiver termination circuits 0.5 1.32 V MGTAVTT V Auxiliary analog Quad PLL (QPLL) voltage supply for the GTX/GTH transceivers 0.5 1.935 V MGTVCCAUX V GTX/GTH transceiver reference clock absolute input voltage 0.5 1.32 V MGTREFCLK 20112017 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Kintex, Artix, Zynq, Spartan, ISE, Vivado and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners. DS183 (v1.27) April 6, 2017 www.xilinx.com Send Feedback Product Specification 1Virtex-7 T and XT FPGAs Data Sheet: DC and AC Switching Characteristics (1) Table 1: Absolute Maximum Ratings (Contd) Symbol Description Min Max Units Analog supply voltage for the resistor calibration circuit of the GTX/GTH transceiver 0.5 1.32 V V MGTAVTTRCAL column V Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage 0.5 1.26 V IN I DC input current for receiver input pins DC coupled RX termination = floating 14 mA DCIN-FLOAT I DC input current for receiver input pins DC coupled RX termination = V 12 mA DCIN-MGTAVTT MGTAVTT I DC input current for receiver input pins DC coupled RX termination = GND 6.5 mA DCIN-GND I DC output current for transmitter pins DC coupled RX termination = floating 14 mA DCOUT-FLOAT I DC output current for transmitter pins DC coupled RX termination = V 12 mA DCOUT-MGTAVTT MGTAVTT XADC V XADC supply relative to GNDADC 0.5 2.0 V CCADC V XADC reference input relative to GNDADC 0.5 2.0 V REFP Temperature T Storage temperature (ambient) 65 150 C STG (6) Maximum soldering temperature for Pb/Sn component bodies +220 C T SOL (6) Maximum soldering temperature for Pb-free component bodies +260 C (6) T Maximum junction temperature +125 C j Notes: 1. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability. 2. The lower absolute voltage specification always applies. 3. For I/O operation, refer to the 7 Series FPGAs SelectIO Resources User Guide (UG471). 4. The maximum limit applies to DC signals. For maximum undershoot and overshoot AC specifications, see Table 4 and Table 5. 5. See Table 10 for TMDS 33 specifications. 6. For soldering guidelines and thermal considerations, see the 7 Series FPGA Packaging and Pinout Specification (UG475). (1)(2) Table 2: Recommended Operating Conditions Symbol Description Min Typ Max Units FPGA Logic Internal supply voltage 0.97 1.00 1.03 V (3) V CCINT Internal supply voltage for -1C devices with voltage identification (VID) bit 0.87 0.90 0.93 V (4) programmed to run at 0.9V typical . Block RAM supply voltage 0.97 1.00 1.03 V (3) V CCBRAM Block RAM supply voltage for -1C devices with voltage identification (VID) 0.87 0.90 1.03 V (4) bit programmed to run at 0.9V typical . V Auxiliary supply voltage 1.71 1.80 1.89 V CCAUX Supply voltage for 3.3V HR I/O banks 1.14 3.465 V (5)(6) V CCO Supply voltage for 1.8V HP I/O banks 1.14 1.89 V Auxiliary supply voltage when set to 1.8V 1.71 1.80 1.89 V (7) V CCAUX IO Auxiliary supply voltage when set to 2.0V 1.94 2.00 2.06 V I/O input voltage 0.20 V +0.2 V CCO (8) V IN I/O input voltage (when V = 3.3V) for V and differential I/O 0.20 2.625 V CCO REF (9) standards except TMDS 33 Maximum current through any pin in a powered or unpowered bank when 10 mA (10) I IN forward biasing the clamp diode. DS183 (v1.27) April 6, 2017 www.xilinx.com Send Feedback Product Specification 2