Industrial Current Out Driver, Single-Supply, 55 V Maximum Supply, Programmable Ranges Data Sheet AD5749 FEATURES FUNCTIONAL BLOCK DIAGRAM DVCC GND AVDD GND Current output ranges: 0 mA to 24 mA or 4 mA to 20 mA CLEAR 0.03% FSR typical total unadjusted error (TUE) CLRSEL 5 ppm/C typical output drift INPUT SHIFT SCLK/OUTEN* AD5749 REGISTER 2% overrange SDIN/R0* AND SYNC/RSET* Flexible serial digital interface CONTROL SDO LOGIC On-chip output fault detection AVDD PEC error checking STATUS HW SELECT REGISTER Asynchronous CLEAR function R3 R2 VIN Power supply range VREF AV : 12 V ( 10%) to 55 V (maximum) DD Output loop compliance to AV 2.75 V DD IOUT RANGE RESET SCALING Temperature range: 40C to +105C IOUT 32-lead, 5 mm 5 mm LFCSP package FAULT/TEMP* OVERTEMP APPLICATIONS REXT1 IOUT OPEN FAULT NC/IFAULT* R SET Process control REXT2 IOUT OPEN FAULT Actuator control POWER- PLCs IOUT ON RESET OPEN FAULT AD2/R1* AD1/R2* AD0/R3* * DENOTES SHARED PIN. SOFTWARE MODE DENOTED BY REGULAR TEXT, HARDWARE MODE DENOTED BYITALIC TEXT. FOR EXAMPLE, FOR FAULT/TEMP PIN, IN SOFTWARE MODE, THIS PIN TAKES ON FAULT FUNCTION. IN HARDWARE MODE, THIS PIN TAKES ONTEMP FUNCTION. Figure 1. GENERAL DESCRIPTION The AD5749 is a single channel, low cost, precision, current output error checking, useful in industrial environments where data driver with hardware or software programmable output ranges. communication corruption can occur. The software ranges are configured via an SPI-/MICROWIRE- The device also includes a power-on reset function ensuring compatible serial interface. The AD5749 targets applications in that the device powers up in a known state and an asynchron- PLC and industrial process control. The analog input to the ous CLEAR pin that sets the outputs to the low end of the AD5749 is provided from a low voltage, single-supply digital-to- selected current range. analog converter (DAC) and is internally conditioned to provide An HW SELECT pin is used to configure the part for hardware the desired output current/voltage range. or software mode on power-up. The output current range is programmable across two current Table 1. Related Devices ranges: 0 mA to 24 mA, or 4 mA to 20 mA. Current output is Part No. Description open-circuit protected and can drive inductive loads of 0.1 H. AD5750 Industrial current/voltage output (I/V) driver with The device is specified to operate with a power supply range programmable ranges from 10.8 V to 55 V. Output loop compliance is 0 V to AV DD AD5751 Industrial I/V output driver, single-supply, 55 V maximum 2.75 V. supply, programmable ranges AD5748 Industrial I/V output driver with programmable ranges The flexible serial interface is SPI and MICROWIRE compatible AD5410/ Single-channel, 12-/16-bit, serial input, current source and can be operated in 3-wire mode to minimize the digital AD5420 output DAC isolation required in isolated applications. The interface also AD5412/ Single-channel, 12-/16-bit, serial input, I/V output DAC features an optional PEC error checking feature using CRC-8 AD5422 Rev. D Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No Tel: 781.329.4700 20102018 Analog Devices, Inc. All rights reserved. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com 08923-001AD5749 Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 OUTEN ........................................................................................ 18 Applications ....................................................................................... 1 Software Control ........................................................................ 18 Functional Block Diagram .............................................................. 1 Hardware Control ...................................................................... 21 General Description ......................................................................... 1 Transfer Function ....................................................................... 21 Revision History ............................................................................... 2 Detailed Description of Features .................................................. 22 Specifications ..................................................................................... 3 Output Fault AlertSoftware Mode ....................................... 22 Timing Characteristics ................................................................ 5 Output Fault AlertHardware Mode ..................................... 22 Absolute Maximum Ratings ............................................................ 7 Asynchronous Clear (CLEAR) ................................................. 22 ESD Caution .................................................................................. 7 External Current Setting Resistor ............................................ 22 Pin Configuration and Function Descriptions ............................. 8 Programmable Overrange Modes ............................................ 22 Typical Performance Characteristics ........................................... 10 Packet Error Checking ............................................................... 23 Terminology .................................................................................... 15 Applications Information .............................................................. 24 Theory of Operation ...................................................................... 16 Transient Voltage Protection .................................................... 24 Software Mode ............................................................................ 16 Thermal Considerations ............................................................ 24 Current Output Architecture .................................................... 18 Layout Guidelines....................................................................... 25 Driving Inductive Loads ............................................................ 18 Galvanically Isolated Interface ................................................. 25 Power-On State of the AD5749 ................................................ 18 Microprocessor Interfacing ....................................................... 25 Default Registers at Power-On ................................................. 18 Outline Dimensions ....................................................................... 26 Reset Function ............................................................................ 18 Ordering Guide .......................................................................... 26 REVISION HISTORY Changes to Ordering Guide .......................................................... 26 1/2018Rev. C to Rev. D Changed CP-32-7 to CP-32-2 ...................................... Throughout 10/2013Rev. A to Rev. B Changes to Figure 1 .......................................................................... 1 Changes to Table 4 ............................................................................. 7 Changed FAULT, IFAULT, TEMP, VFAULT Parameter to Changes to Thermal Considerations Section and Table 12 ...... 24 FAULT, IFAULT, TEMP Parameter Table 2 ................................. 4 Updated Outline Dimensions ....................................................... 26 Changes to Figure 4 and Table 5 ..................................................... 8 Updates Outline Dimensions ........................................................ 26 7/2012Rev. 0 to Rev. A Changes to Ordering Guide .......................................................... 26 Changes to Figure 3 ........................................................................... 6 Changes to Status Bit Read Operation Section........................... 21 3/2017Rev. B to Rev. C Updated Outline Dimensions ....................................................... 26 Changed CP-32-2 to CP-32-7 ...................................... Throughout Changes to Figure 4 .......................................................................... 8 7/2010Revision 0: Initial Version Changes to Theory of Operation Section .................................... 16 Updated Outline Dimensions ....................................................... 26 Rev. D Page 2 of 28