2 4-Channel, I C, Ultra Low Power, 12-Bit ADC in 20-Lead LFCSP/TSSOP Data Sheet AD7091R-5 FEATURES FUNCTIONAL BLOCK DIAGRAM REF / 2 IN I C-compatible serial interface supports standard and MUX ADC V REF OUT IN DD OUT REGCAP fast modes Ultra low power: 90 W typical at 3 V in fast mode 2.5V Specified for V of 2.7 V to 5.25 V VREF DD V 0 IN 12-BIT On-chip accurate 2.5 V reference, 5 ppm/C typical drift SUCCESSIVE V 1 IN INPUT T/H APPROXIMATION 4 single-ended analog input channels MUX V 2 ADC IN ALERT function V 3 IN BUSY function ON-CHIP RESET OSC Autocycle mode CONVST/GPO CHANNEL 1 Wide input bandwidth SEQUENCER SDA CONTROL LOGIC SCL 68 dB signal-to-noise ratio (SNR) typical at input 2 I C INTERFACE AS 0 frequency of 1 kHz AS 1 AD7091R-5 Flexible power/throughput rate management V DRIVE No pipeline delays Power-down mode GND ALERT/BUSY/ GPO GND 2 550 nA typical at V = 5.25 V GPO DD 0 435 nA typical at V = 3 V DD Figure 1. 20-lead LFCSP and TSSOP packages Temperature range: 40C to +125C APPLICATIONS Battery-powered systems Personal digital assistants Medical instruments Mobile communications Instrumentation and control systems Data acquisition systems Optical sensors Diagnostic/monitoring functions GENERAL DESCRIPTION The AD7091R-5 is a 12-bit, multichannel, ultra low power, succes- The AD7091R-5 offers four single-ended analog input channels sive approximation analog-to-digital converter (ADC). The with a channel sequencer that allows a preprogrammed AD7091R-5 operates from a single 2.7 V to 5.25 V power supply selection of channels to be converted sequentially. and typically consumes only 24 A at a 3 V supply in fast mode. The AD7091R-5 uses advanced design techniques to achieve The AD7091R-5 provides a 2-wire serial interface compatible ultra low power dissipation without compromising performance. It 2 with I C interfaces. The conversion process can be controlled by also features flexible power management options. An on-chip CONVST a sample mode via the /GPO1 pin, an autocycle mode configuration register allows the user to set up different operating selected through software control, or a command mode in conditions. These include power management, alert functionality, 2 which conversions occur across I C write operations. busy indication, channel sequencing, and general-purpose output pins. The MUXOUT and ADCIN pins allow signal conditioning of the The device contains a wide bandwidth track-and-hold amplifier multiplexer output before acquisition by the ADC. that can handle input frequencies up to 1.5 MHz. The AD7091R-5 also features an on-chip conversion clock, an on-chip accurate 2.5 V reference, and a programmable out of bounds user alert function. Rev. A Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No Tel: 781.329.4700 20152018 Analog Devices, Inc. All rights reserved. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com 12093-001AD7091R-5 Data Sheet TABLE OF CONTENTS 2 Features .............................................................................................. 1 I C Register Access ..................................................................... 19 Applications ....................................................................................... 1 Conversion Result Register ....................................................... 20 Functional Block Diagram .............................................................. 1 Channel Register ........................................................................ 21 General Description ......................................................................... 1 Configuration Register .............................................................. 22 Revision History ............................................................................... 2 Alert Indication Register ........................................................... 24 Specifications ..................................................................................... 3 Channel x Low Limit Register .................................................. 26 2 I C Timing Specifications ............................................................ 5 Channel x High Limit Register ................................................. 26 Absolute Maximum Ratings ............................................................ 6 Channel x Hysteresis Register .................................................. 26 2 Thermal Resistance ...................................................................... 6 I C Interface .................................................................................... 27 ESD Caution .................................................................................. 6 Serial Bus Address Byte ............................................................. 27 2 Pin Configurations and Function Descriptions ........................... 7 General I C Timing .................................................................... 27 Typical Performance Characteristics ............................................. 9 Writing to the AD7091R-5 ............................................................ 28 Terminology .................................................................................... 14 Writing Two Bytes of Data to a 16-Bit Register ..................... 28 Theory of Operation ...................................................................... 15 Writing to Multiple Registers .................................................... 28 Circuit Information .................................................................... 15 Reading Data from the AD7091R-5 ............................................. 29 Converter Operation .................................................................. 15 Reading Two Bytes of Data from a 16-Bit Register ............... 29 ADC Transfer Function ............................................................. 15 Modes of Operation ....................................................................... 30 Reference ..................................................................................... 15 Sample Mode .............................................................................. 30 Power Supply ............................................................................... 16 Command Mode ........................................................................ 30 Device Reset ................................................................................ 16 Autocycle Mode .......................................................................... 32 Analog Input ............................................................................... 16 Power-Down Mode .................................................................... 32 Driver Amplifier Choice ............................................................ 17 Alert ............................................................................................. 33 Typical Connection Diagram ................................................... 17 Busy .............................................................................................. 33 2 I C Registers .................................................................................... 19 Channel Sequencer .................................................................... 33 Addressing Registers .................................................................. 19 Outline Dimensions ....................................................................... 34 Slave Address ............................................................................... 19 Ordering Guide .......................................................................... 34 REVISION HISTORY 2/2018Rev. 0 to Rev. A Changes to Command Mode Section and Figure 43 ................. 31 Updated Outline Dimensions ....................................................... 34 Changes to Ordering Guide .......................................................... 34 7/2015Revision 0: Initial Version Rev. A Page 2 of 34