16-Channel DAS with 16-Bit, Bipolar Input, Dual Simultaneous Sampling ADC Data Sheet AD7616-P FEATURES APPLICATIONS 16-channel, dual, simultaneously sampled inputs Power line monitoring Independently selectable channel input ranges Protective relays True bipolar: 10 V, 5 V, 2.5 V Multiphase motor control Single 5 V analog supply and 2.3 V to 3.6 V V supply Instrumentation and control systems DRIVE Fully integrated data acquisition solution Data acquisition systems (DASs) Analog input clamp protection GENERAL DESCRIPTION Input buffer with 1 M analog input impedance The AD7616-P is a 16-bit, DAS that supports dual simultaneous 1st-order antialiasing analog filter sampling of 16 channels. The AD7616-P operates from a single On-chip accurate reference and reference buffer 5 V supply and can accommodate 10 V, 5 V, and 2.5 V true Dual 16-bit SAR ADC bipolar input signals while sampling at throughput rates up to Throughput rate: 2 1 MSPS 1 MSPS per channel pair with 90.5 dB SNR. Higher signal-to- Oversampling capability with digital filter noise ratio (SNR) performance can be achieved with the on-chip Flexible sequencer with burst mode oversampling mode (92 dB for an oversampling ratio (OSR) of 2). Parallel digital interface Optional CRC error checking The input clamp protection circuitry tolerates voltages up to Hardware/software configuration 21 V. The AD7616-P has 1 M analog input impedance , Performance regardless of sampling frequency. The single-supply operation, 92 dB SNR at 500 kSPS (2 OSR) on-chip filtering, and high input impedance eliminate the need 90.5 dB SNR at 1 MSPS for driver op amps and external bipolar supplies. 103 dB THD The device contains analog input clamp protection, a dual, 16-bit 1 LSB INL (typical), 0.99 LSB DNL (maximum) charge redistribution successive approximation register (SAR) 8 kV ESD rating on analog input pins analog-to-digital converter (ADC), a flexible digital filter, a On-chip self detect function 2.5 V reference and reference buffer, and a high speed parallel 80-lead LQFP package interface. FUNCTIONAL BLOCK DIAGRAM V V REFCAP REFINOUT REFSEL REGCAP REGCAPD CC DRIVE 1M R FB CLAMP V0A 1.8V 1.8V 2.5V ALDO DLDO REF FIRST- V0AGND CLAMP ORDER LPF 1M R FB 9:1 MUX 1M R FB CLAMP V7A PAR 16-BIT FIRST- V7AGND CLAMP PARALLEL ORDER LPF SAR OSR R INTERFACE 1M PARALLEL DB15 TO DB0 FB DIGITAL FILTER 16-BIT 1M R FB CLAMP V0B SAR FIRST- V0BGND CLAMP ORDER LPF R 1M FB 9:1 MUX 1M R FB RESET CLAMP V7B WR/BURST FLEXIBLE FIRST- CLAMP V7BGND ORDER LPF SEQUENCER SEQEN 1M R FB CONTROL HW RNGSEL0, HW RNGSEL1 INPUTS CHSEL2 TO CHSEL0 V CC 2:1 CLK OSC AD7616-P BUSY MUX ALDO CONVST DGND AGND Figure 1. Rev. 0 Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No Tel: 781.329.4700 2017 Analog Devices, Inc. All rights reserved. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com 15695-001AD7616-P Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 Internal/External Reference ...................................................... 25 Applications ....................................................................................... 1 Hardware Mode .......................................................................... 25 General Description ......................................................................... 1 Software Mode ............................................................................ 26 Functional Block Diagram .............................................................. 1 Reset Functionality..................................................................... 26 Revision History ............................................................................... 2 Pin Function Overview ............................................................. 26 Specifications ..................................................................................... 3 Digital Interface .............................................................................. 27 Timing Specifications .................................................................. 6 Channel Selection ....................................................................... 27 Absolute Maximum Ratings ............................................................ 9 Parallel Interface ......................................................................... 28 Thermal Resistance ...................................................................... 9 Sequencer......................................................................................... 30 ESD Caution .................................................................................. 9 Hardware Mode Sequencer ....................................................... 30 Pin Configuration and Function Descriptions ........................... 10 Software Mode Sequencer ......................................................... 30 Typical Performance Characteristics ........................................... 13 Burst Sequencer .......................................................................... 31 Terminology .................................................................................... 19 Diagnostics ...................................................................................... 33 Theory of Operation ...................................................................... 21 Diagnostic Channels .................................................................. 33 Converter Details........................................................................ 21 Interface Self Test ....................................................................... 33 Analog Input ............................................................................... 21 CRC .............................................................................................. 33 ADC Transfer Function ............................................................. 22 Register Summary .......................................................................... 35 Internal/External Reference ...................................................... 22 Addressing Registers .................................................................. 36 Shutdown Mode .......................................................................... 23 Configuration Register .............................................................. 37 Digital Filter ................................................................................ 23 Channel Register ........................................................................ 38 Applications Information .............................................................. 24 Input Range Registers ................................................................ 39 Functionality Overview ............................................................. 24 Sequencer Stack Registers ......................................................... 42 Power Supplies ............................................................................ 24 Status Register ............................................................................. 45 Typical Connections .................................................................. 24 Outline Dimensions ....................................................................... 46 Device Configuration ..................................................................... 25 Ordering Guide .......................................................................... 46 Operational Mode ...................................................................... 25 REVISION HISTORY 6/2017Revision 0: Initial Version Rev. 0 Page 2 of 46