4 R , Triple/Quad SPDT ON 15 V/+12 V/5 V iCMOS Switches Data Sheet ADG1433/ADG1434 FEATURES FUNCTIONAL BLOCK DIAGRAMS 4.7 maximum on resistance at 25C ADG1433 S1A 0.5 on-resistance flatness D1 Fully specified at 15 V/+12 V/5 V S1B 3 V logic-compatible inputs S3B Up to 115 mA continuous current per channel D3 Rail-to-rail operation S2B S3A D2 Break-before-make switching action S2A 16-/20-lead TSSOP and 4 mm 4 mm LFCSP LOGIC APPLICATIONS Relay replacement IN1 IN2 IN3 EN Audio and video routing SWITCHES SHOWN FOR A 1 INPUT LOGIC. Automatic test equipment Figure 1. ADG1433 TSSOP and LFCSP Data acquisition systems Temperature measurement systems ADG1434 Avionics S1A S4A Battery-powered systems D1 D4 Communication systems S1B S4B Medical equipment IN1 IN4 GENERAL DESCRIPTION IN2 IN3 S2B S3B The ADG1433 and ADG1434 are monolithic industrial CMOS D2 D3 (iCMOS) analog switches comprising three independently S2A S3A selectable single-pole, double-throw (SPDT) switches and four independently selectable SPDT switches, respectively. All channels exhibit break-before-make switching action that SWITCHES SHOWN FOR A 1 INPUT LOGIC. EN prevents momentary shorting when switching channels. An Figure 2. ADG1434 TSSOP input on the ADG1433 (LFCSP and TSSOP) and ADG1434 (LFCSP only) enables or disables the device. When disabled, all ADG1434 S1A S4A channels are switched off. D1 D4 The iCMOS modular manufacturing process combines high S1B S4B voltage, complementary metal-oxide semiconductor (CMOS), S2B S3B and bipolar technologies. It enables the development of a wide D2 D3 range of high performance analog ICs capable of 33 V operation S2A S3A in a footprint that no other generation of high voltage devices has been able to achieve. Unlike analog ICs using a conventional LOGIC CMOS process, iCMOS components can tolerate high supply voltages while providing increased performance, dramatically IN1 IN2 IN3 IN4 EN lower power consumption, and reduced package size. SWITCHES SHOWN FOR A 1 INPUT LOGIC. The ultralow on resistance and on resistance flatness of these Figure 3. ADG1434 LFCSP switches make them ideal solutions for data acquisition and gain switching applications, where low distortion is critical. iCMOS construction ensures ultralow power dissipation, making the devices ideally suited for portable and battery-powered instruments. Rev. E Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No Tel: 781.329.4700 20062016 Analog Devices, Inc. All rights reserved. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Technical Support www.analog.com Trademarks and registered trademarks are the property of their respective owners. 06181-101 06181-002 06181-001ADG1433/ADG1434 Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 Absolute Maximum Ratings ............................................................7 Applications ....................................................................................... 1 Thermal Resistance .......................................................................7 General Description ......................................................................... 1 ESD Caution...................................................................................7 Functional Block Diagrams ............................................................. 1 Pin Configurations and Function Descriptions ............................8 Revision History ............................................................................... 2 Typical Performance Characteristics ........................................... 10 Specifications ..................................................................................... 3 Test Circuits ..................................................................................... 13 15 V Dual Supply ....................................................................... 3 Terminology .................................................................................... 15 12 V Single Supply ........................................................................ 5 Outline Dimensions ....................................................................... 16 5 V Dual Supply ......................................................................... 6 Ordering Guide .......................................................................... 17 REVISION HISTORY 8/2016Rev. D to Rev. E 3/2009Rev. A to Rev. B Changes to Analog Inputs Parameter and Digital Inputs Change to IDD Parameter, Table 1 .................................................... 4 Parameter, Table 4.............................................................................. 7 Change to IDD Parameter, Table 2 .................................................... 5 Updated Outline Dimensions, Figure 39 .................................... 17 3/2016Rev. C to Rev. D Changed CP-20-4 to CP-20-10 and CP-16-13 to 6/2008Rev. 0 to Rev. A CP-16-26 ......................................................................... Throughout Added Continuous Current per Channel Parameter, Table 1 ..... 4 Changes to Figure 5 and Table 6 ..................................................... 8 Added Continuous Current per Channel Parameter, Table 2 ..... 5 Changes to Figure 6, Figure 7, and Table 8 ................................... 9 Added Continuous Current per Channel Parameter, Table 3 ..... 6 Changes to Figure 27 ...................................................................... 13 Changes to Table 4 ............................................................................. 7 Changes to Figure 31, Figure 32, and Figure 33 ......................... 14 Changes to Figure 30 ...................................................................... 13 Updated Outline Dimensions ....................................................... 16 Updated Outline Dimensions ....................................................... 16 Changes to Ordering Guide .......................................................... 17 Changes to Ordering Guide .......................................................... 17 6/2009Rev. B to Rev. C 10/2006Revision 0: Initial Version Updated Outline Dimensions ....................................................... 16 Changes to Ordering Guide .......................................................... 17 Rev. E Page 2 of 20