800 MHz, 4:1 Analog Multiplexer ADV3221/ADV3222 FEATURES FUNCTIONAL BLOCK DIAGRAM ENABLE CS DQ DQ Excellent ac performance LATCH LATCH 3 dB bandwidth IN0 800 MHz (200 mV p-p) DQ DQ A0 IN1 G = +1 OUT IN2 (G = +2) 750 MHz (2 V p-p) LATCH LATCH IN3 Slew rate: 2400 V/s DQ DQ A1 Low power: 75 mW, VS = 5 V LATCH LATCH Excellent video performance CK1 CK2 100 MHz, 0.1 dB gain flatness 100k 100k 0.02% differential gain error/0.02 differential phase error (RL = 150 ) Figure 1. ADV3221 is a pin-for-pin upgrade to the HA4344 Gain = +1 (ADV3221) or gain = +2 (ADV3222) Low all hostile crosstalk of 85 dB 5 MHz, and 58 dB 100 MHz Latched control lines for synchronous switching High impedance output disable allows connection of multiple devices without loading the output bus 16-lead SOIC APPLICATIONS Routing of high speed signals including Video (NTSC, PAL, S, SECAM, YUV, RGB) Compressed video (MPEG, wavelet) 3-level digital video (HDB3) Data communications Telecommunications GENERAL DESCRIPTION to be connected together for cascading stages without the off The ADV3221 and ADV3222 are high speed, high slew rate, channels loading the output bus. The ADV3221 has a gain of buffered 4:1 analog multiplexers. They offer a 3 dB signal bandwidth greater than 800 MHz and channel switch times +1, and the ADV3222 has a gain of +2 they both operate on 5 V supplies while consuming less than 7.5 mA of idle current. The of less than 20 ns with 1% settling. With lower than 58 dB of channel switching is performed via latched control lines, allowing crosstalk and 67 dB isolation (at 100 MHz), the ADV3221 and synchronous updating in a multiple ADV3221/ADV3222 envi- ADV3222 are useful in many high speed applications. The diffe- ronment. rential gain error of less than 0.02% and differential phase error of less than 0.02, together with 0.1 dB gain flatness out to 100 MHz The ADV3221/ADV3222 are offered in a 16-lead SOIC package while driving a 75 back terminated load, make the ADV3221 and are available over the extended industrial temperature range of and ADV3222 ideal for all types of signal switching. 40C to +85C. The ADV3221/ADV3222 include an output buffer that can be placed into a high impedance state. This allows multiple outputs Rev. 0 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No Tel: 781.329.4700 www.analog.com license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. Fax: 781.461.3113 2010 Analog Devices, Inc. All rights reserved. DECODE 08652-001ADV3221/ADV3222 TABLE OF CONTENTS Features .............................................................................................. 1 Typical Performance Characteristics ..............................................8 Applications ....................................................................................... 1 Circuit Diagrams ............................................................................ 16 Functional Block Diagram .............................................................. 1 Theory of Operation ...................................................................... 17 General Description ......................................................................... 1 Applications Information .............................................................. 18 Revision History ............................................................................... 2 CK1/CK2 Operation .................................................................. 18 Specif ications ..................................................................................... 3 Circuit Layout ............................................................................. 18 Timing and Logic Characteristics .............................................. 4 Ter minat ion ................................................................................. 18 Absolute Maximum Ratings ............................................................ 6 Capacitive Load .......................................................................... 18 Thermal Resistance ...................................................................... 6 Outline Dimensions ....................................................................... 19 Power Dissipation ......................................................................... 6 Ordering Guide .......................................................................... 19 ESD Caution .................................................................................. 6 Pin Configuration and Function Descriptions ............................. 7 REVISION HISTORY 3/10Revision 0: Initial Version Rev. 0 Page 2 of 20