Rail-to-Rail, Very Fast, 2.5 V to 5.5 V, Single-Supply LVDS Comparators Data Sheet ADCMP604/ADCMP605 FEATURES FUNCTIONAL BLOCK DIAGRAM V CCO Fully specified rail to rail at V = 2.5 V to 5.5 V CCI V CCI (ADCMP605 ONLY) Input common-mode voltage from 0.2 V to V + 0.2 V CCI Low glitch LVDS-compatible output stage 1.6 ns propagation delay V NONINVERTING P INPUT 37 mW at 2.5 V Q OUTPUT ADCMP604/ LVDS Shutdown pin ADCMP605 Q OUTPUT Single-pin control for programmable hysteresis and latch V INVERTING N INPUT Power supply rejection > 60 dB 40C to +125C operation LE/HYS INPUT (ADCMP605 S INPUT ONLY) DN APPLICATIONS Figure 1. High speed instrumentation Clock and data signal restoration Logic level shifting or translation Pulse spectroscopy High speed line receivers Threshold detection Peak and zero-crossing detectors High speed trigger circuitry Pulse-width modulators Current-/voltage-controlled oscillators Automatic test equipment (ATE) GENERAL DESCRIPTION A flexible power supply scheme allows the devices to operate The ADCMP604/ADCMP605 are very fast comparators fabricated with a single 2.5 V positive supply and a 0.5 V to +2.7 V input on the Analog Devices, Inc. proprietary XFCB2 process. These signal range up to a 5.5 V positive supply with a 0.5 V to +5.7 V comparators are exceptionally versatile and easy to use. Features input signal range. Split input/output supplies, with no sequencing include an input range from VEE 0.5 V to VCCI + 0.2 V, low noise, restrictions on the ADCMP605, support a wide input signal LVDS-compatible output drivers, and TTL/CMOS latch inputs range with greatly reduced power consumption. with adjustable hysteresis and/or shut-down inputs. The LVDS-compatible output stage is designed to drive any The devices offer 1.5 ns propagation delays with 1 ps rms standard LVDS input. The comparator input stage offers robust random jitter (RJ). Overdrive and slew rate dispersion are protection against large input overdrive, and the outputs do not typically less than 50 ps. phase reverse when the valid input signal range is exceeded. High speed latch and programmable hysteresis features are also provided in a unique single-pin control option. The ADCMP604 is available in a 6-lead SC70 package, and the ADCMP605 is available in a 12-lead LFCSP. Rev. C Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No Tel: 781.329.4700 20062015 Analog Devices, Inc. All rights reserved. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com 05916-001ADCMP604/ADCMP605 Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 Applications Information .............................................................. 10 Applications ....................................................................................... 1 Power/Ground Layout and Bypassing ..................................... 10 Functional Block Diagram .............................................................. 1 LVDS-Compatible Output Stage .............................................. 10 General Description ......................................................................... 1 Using/Disabling the Latch Feature ........................................... 10 Revision History ............................................................................... 2 Optimizing Performance ........................................................... 10 Specif icat ions ..................................................................................... 3 Comparator Propagation Delay Dispersion ........................... 11 Electrical Characteristics ............................................................. 3 Comparator Hysteresis .............................................................. 11 Timing Information ......................................................................... 5 Crossover Bias Points ................................................................. 12 Absolute Maximum Ratings ............................................................ 6 Minimum Input Slew Rate Requirement ................................ 12 Thermal Resistance ...................................................................... 6 Typical Application Circuits ......................................................... 13 ESD Caution .................................................................................. 6 Outline Dimensions ....................................................................... 14 Pin Configurations and Function Descriptions ........................... 7 Ordering Guide .......................................................................... 14 Typical Performance Characteristics ............................................. 8 REVISION HISTORY 1/15Rev. B to Rev. C 8/07Rev. 0 to Rev. A Changes to Figure 4 .......................................................................... 7 Changes to Features and General Description .............................. 1 Change to Figure 16 Caption .......................................................... 9 Changes to Electrical Characteristics Section ............................... 3 Updated Outline Dimensions ....................................................... 14 Changes to Table 3 ............................................................................. 6 Changes to Layout ............................................................................. 7 Changes to Ordering Guide .......................................................... 14 Changes to Figure 8 ........................................................................... 8 11/14Rev. A to Rev. B Changes to Figure 14 ......................................................................... 9 Changes to Figure 4 and Table 6 ..................................................... 7 Changes to Power/Ground Layout and Bypassing Section, and Changes to Figure 15 and Figure 16 ............................................... 9 Using/Disabling the Latch Feature Section ................................. 10 Updated Outline Dimensions ....................................................... 14 Changes to Comparator Hysteresis Section ................................ 11 Changes to Ordering Guide .......................................................... 14 Changes to Crossover Bias Points Section .................................. 12 Changes to Ordering Guide .......................................................... 14 10/06Revision 0: Initial Version Rev. C Page 2 of 14