Features Single 2.7V to 3.6V Supply RapidS Serial Interface: 66MHz Maximum Clock Frequency SPI Compatible Modes 0 and 3 User Configurable Page Size 256-Bytes per Page 264-Bytes per Page Page Size Can Be Factory Pre-configured for 256-Bytes Page Program Operation Intelligent Programming Operation 1-megabit 512-Pages (256-/264-Bytes/Page) Main Memory 2.7-volt Flexible Erase Options Page Erase (256-Bytes) Minimum Block Erase (2-Kbytes) Sector Erase (32-Kbytes) DataFlash Chip Erase (1Mbits) One SRAM Data Buffer (256-/264-Bytes) Continuous Read Capability through Entire Array Ideal for Code Shadowing Applications AT45DB011D Low-power Dissipation 7mA Active Read Current Typical 25A Standby Current Typical 15A Deep Power-down Typical Hardware and Software Data Protection Features Individual Sector Sector Lockdown for Secure Code and Data Storage Individual Sector Security: 128-byte Security Register 64-byte User Programmable Space Unique 64-byte Device Identifier JEDEC Standard Manufacturer and Device ID Read 100,000 Program/Erase Cycles Per Page Minimum Data Retention 20 Years Industrial Temperature Range Green (Pb/Halide-free/RoHS Compliant) Packaging Options 1. Description The Adesto AT45DB011D is a 2.7V, serial-interface Flash memory ideally suited for a wide variety of digital voice-, image-, program code- and data-storage applications. The AT45DB011D supports RapidS serial interface for applications requiring very high speed operations. RapidS serial interface is SPI compatible for frequencies up to 66MHz. Its 1,081,344-bits of memory are organized as 512 pages of 256-bytes or 264-bytes each. In addition to the main memory, the AT45DB011D also contains one SRAM buffer of 256-/264-bytes. EEPROM emulation (bit or byte alterability) is easily handled with a self-contained three step read-modify-write operation. Unlike conven- tional Flash memories that are accessed randomly with multiple address lines and a parallel interface, the Adesto DataFlash uses a RapidS serial interface to sequen- tially access its data. The simple sequential access dramatically reduces active pin 3639JDFLASH11/2012 count, facilitates hardware layout, increases system reliability, minimizes switching noise, and reduces package size.The device is optimized for use in many commercial and industrial applications where high-den- sity, low-pin count, low-voltage and low-power are essential. To allow for simple in-system reprogrammability, the AT45DB011D does not require high input voltages for programming. The device operates from a single power supply, 2.7V to 3.6V, for both the program and read operations. The AT45DB011D is enabled through the chip select pin (CS) and accessed via a three-wire interface consisting of the Serial Input (SI), Serial Output (SO), and the Serial Clock (SCK). All programming and erase cycles are self-timed. 2. Pin Configurations and Pinouts Table 2-1. Pin Configurations Asserted Symbol Name and Function State Type Chip Select: Asserting the CS pin selects the device. When the CS pin is deasserted, the device will be deselected and normally be placed in the standby mode (not Deep Power-Down mode), and the output pin (SO) will be in a high-impedance state. When the device is deselected, data will not be accepted on the input pin (SI). CS Low Input A high-to-low transition on the CS pin is required to start an operation, and a low-to-high transition is required to end an operation. When ending an internally self-timed operation such as a program or erase cycle, the device will not enter the standby mode until the completion of the operation. Serial Clock: This pin is used to provide a clock to the device and is used to control the flow of data to and from SCK the device. Command, address, and input data present on the SI pin is always latched on the rising edge of SCK, Input while output data on the SO pin is always clocked out on the falling edge of SCK. Serial Input: The SI pin is used to shift data into the device. The SI pin is used for all data input including SI Input command and address sequences. Data on the SI pin is always latched on the rising edge of SCK. Serial Output: The SO pin is used to shift data out from the device. Data on the SO pin is always clocked out on SO Output the falling edge of SCK. Write Protect: When the WP pin is asserted, all sectors specified for protection by the Sector Protection Register will be protected against program and erase operations regardless of whether the Enable Sector Protection command has been issued or not. The WP pin functions independently of the software controlled protection method. After the WP pin goes low, the content of the Sector Protection Register cannot be modified. If a program or erase command is issued to the device while the WP pin is asserted, the device will simply ignore WP Low Input the command and perform no operation. The device will return to the idle state once the CS pin has been deasserted. The Enable Sector Protection command and Sector Lockdown command, however, will be recognized by the device when the WP pin is asserted. The WP pin is internally pulled-high and may be left floating if hardware controlled protection will not be used. However, it is recommended that the WP pin also be externally connected to V whenever possible. CC Reset: A low state on the reset pin (RESET) will terminate the operation in progress and reset the internal state machine to an idle state. The device will remain in the reset condition as long as a low level is present on the RESET pin. Normal operation can resume once the RESET pin is brought back to a high level. RESET Low Input The device incorporates an internal power-on reset circuit, so there are no restrictions on the RESET pin during power-on sequences. If this pin and feature are not utilized it is recommended that the RESET pin be driven high externally. Device Power Supply: The V pin is used to supply the source voltage to the device. CC V Power CC Operations at invalid V voltages may produce spurious results and should not be attempted. CC GND Ground: The ground reference for the power supply. GND should be connected to the system ground. Ground 2 AT45DB011D 3639JDFLASH11/2012