Control ZL40226 Precision 2:8 LVDS Fanout Buffer with Simple Input Reference Switching Data Sheet November 2012 Features Ordering Information ZL40226LDG1 32 Pin QFN Trays ZL40226LDF1 32 Pin QFN Tape and Reel Inputs/Outputs Matte Tin Accepts two differential or single-ended inputs Package size: 5 x 5 mm o o LVPECL, LVDS, CML, HCSL, LVCMOS -40 C to +85 C Eight precision LVDS outputs Applications Operating frequency up to 750 MHz General purpose clock distribution Power Low jitter clock trees Option for 2.5 V or 3.3 V power supply Logic translation Current consumption of 113 mA Clock and data signal restoration On-chip Low Drop Out (LDO) Regulator for superior Redundant clock distribution power supply rejection Wired communications: OTN, SONET/SDH, GE, 10 GE, FC and 10G FC Performance Wireless communications Ultra low additive jitter of 104 fs RMS High performance micro-processor clock distribution out0 p out0 n out1 p out1 n out2 p out2 n clk0 p clk0 n out3 p out3 n clk1 p Buffer clk1 n out4 p out4 n out5 p out5 n out6 p sel out6 n out7 p out7 n Figure 1 - Functional Block Diagram 1 Microsemi Corporation Copyright 2012, Microsemi Corporation, All Rights Reserved.ZL40226 Data Sheet Table of Contents Features . 1 Inputs/Outputs . 1 Power 1 Performance . 1 Applications . 1 1.0 Package Description 4 2.0 Pin Description . 5 3.0 Functional Description 6 3.1 Clock Input Selection 6 3.2 Clock Input Termination 6 3.3 Clock Outputs 11 3.4 Device Additive Jitter . 14 3.5 Power Supply 15 3.5.1 Sensitivity to power supply noise . 15 3.5.2 Power supply filtering 15 3.5.3 PCB layout considerations 15 4.0 AC and DC Electrical Characteristics . 16 5.0 Performance Characterization . 18 6.0 Typical Behavior 19 7.0 Package Characteristics 20 8.0 Mechanical Drawing . 21 2 Microsemi Corporation