FEDL610Q482P-0
Issue Date: Dec.9, 2009
ML610Q482P
8-bit Microcontroller
GENERAL DESCRIPTION
This LSI is a high-performance 8-bit CMOS microcontroller into which rich peripheral circuits, such as synchronous serial port,
2
UART, I C bus interface (master), buzzer driver, battery level detect circuit, and RC oscillation type A/D converter, are
incorporated around 8-bit CPU nX-U8/100.
The CPU nX-U8/100 is capable of efficient instruction execution in 1-intruction 1-clock mode by 3-stage pipe line architecture
parallel procesing. The Flash ROM that is installed as program memory achieves low-voltage low-power consumption operation
(read operation) equivalent to mask ROM and is most suitable for battery-driven applications.
The on-chip debug function that is installed enables program debugging and programming.
FEATURES
CPU
8-bit RISC CPU (CPU name: nX-U8/100)
Instruction system: 16-bit instructions
Instruction set: Transfer, arithmetic operations, comparison, logic operations, multiplication/division, bit
manipulations, bit logic operations, jump, conditional jump, call return stack manipulations, arithmetic
shift, and so on
On-Chip debug function
Minimum instruction execution time
30.5 s (@32.768 kHz system clock)
0.244 s (@4.096 MHz system clock)
Internal memory
Internal 64KByte Flash ROM (32K 16 bits) (including unusable 1KByte TEST area)
Internal 4KByte Data RAM (4096 8 bits)
Interrupt controller
2 non-maskable interrupt sources (Internal source: 1, External source: 1)
18 maskable interrupt sources (Internal sources: 14, External sources: 4)
Time base counter
Low-speed time base counter 1 channel
Frequency compensation (Compensation range: Approx. 488ppm to +488ppm. Compensation accuracy: Approx.
0.48ppm)
High-speed time base counter 1 channel
Watchdog timer
Non-maskable interrupt and reset
Free running
Overflow period: 4 types selectable (125ms, 500ms, 2s, and 8s @32.768 kHz)
Timers
8 bits 4 channels (Timer0-3: 16-bit x 2 configuration available by using Timer0-1 or Timer2-3)
Clock frequency measurement mode (in one channel of 16-bit configuration using Timer2-3)
1/27 FEDL610Q482P-01
LAPIS Semiconductor ML610Q482P
PWM
Resolution 16 bits 1 channel
Synchronous serial port
Master/slave selectable
LSB first/MSB first selectable
8-bit length/16-bit length selectable
UART
TXD/RXD 1 channel
Bit length, parity/no parity, odd parity/even parity, 1 stop bit/2 stop bits
Positive logic/negative logic selectable
Built-in baud rate generator
2
I C bus interface
Master function only
Fast mode (400 kbps@4MH), standard mode (100 kbps@1MH, 50kbps@500kHz)
Buzzer driver
4 output modes, 8 frequencies, 16 duty levels
RC oscillation type A/D converter
24-bit counter
Time division 2 channels
Analog Comparator
Operating voltage: V =1.8V3.6V
DD
Common mode input voltage: 0.2VVDD1.0V
Input offset voltage: 50mV(max)
Interrupt allow edge selection and sampling selection
General-purpose ports
Non-maskable interrupt input port 1 channel
Input-only port 6 channels (including secondary functions)
Output-only port 4 channels (including secondary functions)
Input/output port 22 channels (including secondary functions)
Reset
Reset through the RESET_N pin
Power-on reset generation when powered on
Reset when oscillation stop of the low-speed clock is detected
Reset by the watchdog timer (WDT) overflow
Power supply voltage detect function
Judgment voltages: One of 16 levels
Judgment accuracy: 2% (Typ.)
Clock
Low-speed clock: (This LSI can not guarantee the operation withou low-speed clock)
Crystal oscillation (32.768 kHz/38.4KHz)
High-speed clock:
Built-in RC oscillation (500 kHz)
Built-in PLL oscillation (8.192 MHz 2.5%), crystal/ceramic oscillation (4.096 MHz), external clock
Selection of high-speed clock mode by software:
Built-in RC oscillation, built-in PLL oscillation, crystal/ceramic oscillation, external clock
2/27