MM74HC273 Octal D-Type Flip-Flops with Clear September 1983 Revised May 2005 MM74HC273 Octal D-Type Flip-Flops with Clear General Description Features The MM74HC273 edge triggered flip-flops utilize advanced Typical propagation delay: 18 ns silicon-gate CMOS technology to implement D-type flip- Wide operating voltage range flops. They possess high noise immunity, low power, and Low input current: 1 PA maximum speeds comparable to low power Schottky TTL circuits. Low quiescent current: 80 PA (74 Series) This device contains 8 master-slave flip-flops with a com- mon clock and common clear. Data on the D input having Output drive: 10 LS-TTL loads the specified setup and hold times is transferred to the Q output on the LOW-to-HIGH transition of the CLOCK input. The CLEAR input when LOW, sets all outputs to a low state. Each output can drive 10 low power Schottky TTL equiva- lent loads. The MM74HC273 is functionally as well as pin compatible to the 74LS273. All inputs are protected from damage due to static discharge by diodes to V and CC ground. Ordering Code: Order Number Package Number Package Description MM74HC273WM M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide MM74HC273SJ M20D 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide MM74HC273MTC MTC20 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide MM74HC273N N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Devices also available in Tape and Reel. Specify by appending the suffix letter X to the ordering code. Connection Diagram Top View 2005 Fairchild Semiconductor Corporation DS005331 www.fairchildsemi.comTruth Table Logic Diagram (Each Flip-Flop) Inputs Outputs Clear Clock D Q LX X L H n HH H n LL HL X Q 0 H HIGH Level (Steady State) L LOW Level (Steady State) X Dont Care n Transition from LOW-to-HIGH level Q The level of Q before the indicated steady state input conditions were 0 established www.fairchildsemi.com 2 MM74HC273