High Performance Narrow-Band Transceiver IC Data Sheet ADF7021-N FEATURES On-chip VCO and fractional-N PLL On-chip, 7-bit ADC and temperature sensor Low power, narrow-band transceiver Fully automatic frequency control loop (AFC) Frequency bands using dual VCO Digital received signal strength indication (RSSI) 80 MHz to 650 MHz Integrated Tx/Rx switch 842 MHz to 916 MHz 0.1 A leakage current in power-down mode Programmable IF filter bandwidths of 9 kHz, 13.5 kHz, and 18.5 kHz APPLICATIONS Modulation schemes: 2FSK, 3FSK, 4FSK, MSK Narrow-band, short range device (SRD) standards Spectral shaping: Gaussian and raised cosine filtering ARIB STD-T67, ETSI EN 300 220, Korean SRD standard, Data rates supported: 0.05 kbps to 24 kbps FCC Part 15, FCC Part 90, FCC Part 95 2.3 V to 3.6 V power supply Low cost, wireless data transfer Programmable output power Remote control/security systems 16 dBm to +13 dBm in 63 steps Wireless metering Automatic power amplifier (PA) ramp control Wireless medical telemetry service (WMTS) Receiver sensitivity Home automation 130 dBm at 100 bps, 2FSK Process and building control 122 dBm at 1 kbps, 2FSK Pagers On-chip image rejection calibration FUNCTIONAL BLOCK DIAGRAM RSET CE MUXOUT CREG(1:4) TEMP MUX 7-BIT ADC SENSOR R LDO(1:4) LNA TEST MUX 2FSK LNA TxRxCLK 3FSK CLOCK RFIN RSSI/ 4FSK AND DATA TxRxDATA Tx/Rx IF FILTER LOG AMP RECOVERY RFINB CONTROL DEMODULATOR SWD GAIN AGC SLE CONTROL SERIAL SDATA PORT SREAD AFC CONTROL SCLK PA RAMP 2FSK GAUSSIAN/ - 3FSK 1/2 DIV P RAISED COSINE RFOUT N/N + 1 MODULATOR 4FSK FILTER MOD CONTROL 2 VCO1 3FSK ENCODING MUX CP PFD VCO2 CLK DIV R OSC DIV L1 L2 VCOIN CPOUT OSC1 OSC2 CLKOUT Figure 1. Rev. B Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No Tel: 781.329.4700 20082016 Analog Devices, Inc. All rights reserved. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com 07246-001ADF7021-N Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 Demodulation, Detection, and CDR ....................................... 33 Applications ....................................................................................... 1 Receiver Setup ............................................................................. 35 Functional Block Diagram .............................................................. 1 Demodulator Considerations ................................................... 37 Revision History ............................................................................... 3 AFC Operation ........................................................................... 37 General Description ......................................................................... 4 Automatic Sync Word Detection (SWD) ................................ 38 Specifications ..................................................................................... 5 Applications Information .............................................................. 39 RF and PLL Specifications ........................................................... 5 IF Filter Bandwidth Calibration ............................................... 39 Transmission Specifications ........................................................ 6 LNA/PA Matching ...................................................................... 40 Receiver Specifications ................................................................ 7 Image Rejection Calibration ..................................................... 41 Digital Specifications ................................................................. 10 Packet Structure and Coding .................................................... 43 General Specifications ............................................................... 11 Programming After Initial Power-Up ..................................... 43 Timing Characteristics .............................................................. 12 Applications Circuit ................................................................... 46 Timing Diagrams ........................................................................ 13 Serial Interface ................................................................................ 47 Absolute Maximum Ratings .......................................................... 16 Readback Format ........................................................................ 47 ESD Caution ................................................................................ 16 Interfacing to a Microcontroller/DSP ..................................... 49 Pin Configuration and Function Descriptions ........................... 17 Register 0N Register ............................................................... 50 Typical Performance Characteristics ........................................... 19 Register 1VCO/Oscillator Register ...................................... 51 Frequency Synthesizer ................................................................... 23 Register 2Transmit Modulation Register ............................ 52 Reference Input ........................................................................... 23 Register 3Transmit/Receive Clock Register ........................ 53 MUXOUT .................................................................................... 24 Register 4Demodulator Setup Register ............................... 54 Voltage Controlled Oscillator (VCO) ...................................... 25 Register 5IF Filter Setup Register ......................................... 55 Choosing Channels for Best System Performance ................. 26 Register 6IF Fine Cal Setup Register ................................... 56 Transmitter ...................................................................................... 27 Register 7Readback Setup Register ...................................... 57 RF Output Stage .......................................................................... 27 Register 8Power-Down Test Register .................................. 58 Modulation Schemes .................................................................. 27 Register 9AGC Register ......................................................... 59 Spectral Shaping ......................................................................... 29 Register 10AFC Register ....................................................... 60 Modulation and Filtering Options ........................................... 30 Register 11Sync Word Detect Register ................................ 61 Transmit Latency ........................................................................ 30 Register 12SWD/Threshold Setup Register ........................ 61 Test Pattern Generator ............................................................... 30 Register 133FSK/4FSK Demod Register ............................. 62 Receiver Section .............................................................................. 31 Register 14Test DAC Register ............................................... 63 RF Front End ............................................................................... 31 Register 15Test Mode Register ............................................. 64 IF Filter ........................................................................................ 31 Outline Dimensions ....................................................................... 65 RSSI/AGC .................................................................................... 31 Ordering Guide .......................................................................... 65 Rev. B Page 2 of 65