IP4788CZ32 DVI and HDMI interface ESD and overcurrent protection, DDC/CEC buffering, hot plug detect and backdrive protection Rev. 2 24 November 2014 Product data sheet 1. Product profile 1.1 General description The IP4788CZ32 is designed to protect High-Definition Multimedia Interface (HDMI) transmitter host interfaces. It includes HDMI 5 V overcurrent / overvoltage protection, Display Data Channel (DDC) buffering and decoupling, hot plug detect, backdrive protection, Consumer Electronic Control (CEC) buffering and decoupling, and 14 kV contact ElectroStatic Discharge (ESD) protection for all external I/Os, far exceeding the IEC 61000-4-2, level 4 standard. The IP4788CZ32 incorporates Transmission Line Clamping (TLC) technology on the high-speed Transition Minimized Differential Signaling (TMDS) lines to simplify routing and help reducing impedance discontinuities. All TMDS lines are protected by an impedance-matched diode configuration that minimizes impedance discontinuities caused by typical shunt diodes. The enhanced 60 mA overcurrent / overvoltage linear regulator guarantees HDMI-compliant 5 V output voltage levels with up to 6.5 V inputs. The DDC lines use a new buffering concept which decouples the internal capacitive load from the external capacitive load for use with standard Complementary Metal Oxide Semiconductor (CMOS) or Low Voltage Transistor-Transistor Logic (LVTTL) I/O cells down to 1.8 V. This buffering also redrives the DDC and CEC signals, allowing the use of longer or cheaper HDMI cables with a higher capacitance. The internal hot plug detect module simplifies the application of the HDMI transmitter to control the hot plug signal. All lines provide appropriate integrated pull-ups and pull-downs for HDMI compliance and backdrive protection to guarantee that HDMI interface signals are not pulled down when the system is powered down or enters Standby mode. Only a single external capacitor is required for operation. 1.2 Features and benefits HDMI 2.0 and all backward compatible standards are supported 6.0 Gbps TMDS Bit Rate (600 Mcsc TMDS Character Rate) compatible Supports Ultra High-Definition (UHD) 4K (2160p) 60 Hz display modes Impedance matched 100 differential transmission line ESD protection for TMDS lines ( 10 ). No Printed-Circuit Board (PCB) pre-compensation required Simplified flow-through routing utilizing less overall PCB space DDC capacitive decoupling between system side and HDMI connector side and buffering to drive cable with high capacitive load (> 700 pF/25 m) HVQFN32&(&B &21 <B 87 &B&21 .B &/ && 6<6 &21 7 &B + 021 && Q Q 7 &B 6<6 +27 (78* &/ 6<6 &B IP4788CZ32 NXP Semiconductors DVI and HDMI interface ESD and overcurrent protection All external I/O lines with ESD protection of at least 14 kV, exceeding the IEC 61000-4-2, level 4 standard Hot plug detect module CEC buffering and isolation, with integrated backdrive-protected 26 k pull-up Robust ESD protection without degradation after repeated ESD strikes Highest integration in a small footprint, PCB level, optimized RF routing, 32-pin HVQFN leadless package 1.3 Applications The IP4788CZ32 can be used for a wide range of HDMI source devices, consumer and computing electronics: High-Definition (HD) and Standard-Definition (SD) Blu-ray and DVD players Set-top box PC graphic card Game console HDMI picture performance quality enhancer module Digital Visual Interface (DVI) 2. Pinning information 2.1 Pinning WHUPLQDO /BB3 F F 9 &21 LQGH DUHD 70 6B B6<6 70 6B B&21 70 6B B6<6 70 6B B&21 70 6B B6<6 70 6B B&21 70 6B B6<6 70 6B B&21 ,3 &= 70 6B B6<6 70 6B B&21 70 6B B6<6 70 6B B&21 70 6B&. B6<6 70 6B&. B&21 70 6B&. B6<6 70 6B&. B&21 DDD 9 9 / ,,7 . B B B B&B 9 , 12( 2*8+B SDUQVQW WYLHRS Z UDH 7 Fig 1. Pin configuration IP4788CZ32 IP4788CZ32 All information provided in this document is subject to legal disclaimers. NXP Semiconductors N.V. 2014. All rights reserved. IP4788CZ32 Rev. 2 24 November 2014 2 of 33 6<6 7B&73/ 6<6 &(&B 67 %< &(&B %<3 66 (6 B