74AHCT573D.112 Nexperia

74AHC573 74AHCT573 Octal D-type transparant latch 3-state Rev. 7 8 November 2011 Product data sheet 1. General description The 74AHC573 74AHCT573 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7A. The 74AHC573 74AHCT573 consists of eight D-type transparent latches featuring separate D-type inputs for each latch and 3-state true outputs for bus oriented applications. A latch enable input (LE) and an output enable input (OE) are common to all latches. When pin LE is HIGH, data at the Dn inputs enters the latches. In this condition the latches are transparent, i.e. a latch output will change state each time its corresponding Dn input changes. When pin LE is LOW, the latches store the information that is present at the Dn inputs, after a set-up time preceding the HIGH-to-LOW transition of LE. When pin OE is LOW, the contents of the 8 latches are available at the outputs. When pin OE is HIGH, the outputs go to the high-impedance OFF-state. Operation of the OE input does not affect the state of the latches. The 74AHC573 74AHCT573 is functionally identical to the 74AHC373 74AHCT373, but has a different pin arrangement. 2. Features and benefits Balanced propagation delays All inputs have a Schmitt trigger action Common 3-state output enable input Functionally identical to the 74AHC373 74AHCT373 Inputs accept voltages higher than V CC Input levels: For 74AHC573: CMOS input level For 74AHCT573: TTL input level ESD protection: HBM EIA/JESD22-A114E exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V CDM EIA/JESD22-C101C exceeds 1000 V Multiple package options Specified from 40 C to +85 C and from 40 C to +125 C74AHC573 74AHCT573 NXP Semiconductors Octal D-type transparant latch 3-state 3. Ordering information Table 1. Ordering information Type number Package Temperature range Name Description Version 74AHC573 74AHC573D 40 C to +125 C SO20 plastic small outline package 20 leads SOT163-1 body width 7.5 mm 74AHC573PW 40 C to +125 C TSSOP20 plastic thin shrink small outline package 20 leads SOT360-1 body width 4.4 mm 74AHC573BQ 40 C to +125 C DHVQFN20 plastic dual in-line compatible thermal enhanced SOT764-1 very thin quad flat package no leads 20 terminals body 2.5 4.5 0.85 mm 74AHCT573 74AHCT573D 40 C to +125 C SO20 plastic small outline package 20 leads SOT163-1 body width 7.5 mm 74AHCT573PW 40 C to +125 C TSSOP20 plastic thin shrink small outline package 20 leads SOT360-1 body width 4.4 mm 74AHCT573BQ 40 C to +125 C DHVQFN20 plastic dual in-line compatible thermal enhanced SOT764-1 very thin quad flat package no leads 20 terminals body 2.5 4.5 0.85 mm 4. Functional diagram 2 D0 Q0 19 3 D1 Q1 18 4 D2 Q2 17 5 16 D3 Q3 LATCH 3-STATE 6 D4 1 to 8 OUTPUTS Q4 15 7 D5 Q5 14 8 D6 13 Q6 9 12 D7 Q7 11 LE 1 OE mna809 Fig 1. Functional diagram 74AHC AHCT573 All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved. Product data sheet Rev. 7 8 November 2011 2 of 19