CY14B104M-ZSP45XI Infineon

CY14B104K/CY14B104M 4-Mbit (512 K 8/256 K 16) nvSRAM with Real Time Clock 4-Mbit (512 K 8/256 K 16) nvSRAM with Real Time Clock Watchdog timer Features Clock alarm with programmable interrupts 25 ns and 45 ns access times Capacitor or battery backup for RTC Internally organized as 512 K 8 (CY14B104K) or 256 K 16 (CY14B104M) Industrial temperature Hands off automatic STORE on power-down with only a small 44-pin and 54-pin thin small outline package (TSOP) Type II capacitor Pb-free and restriction of hazardous substances (RoHS) STORE to QuantumTrap nonvolatile elements is initiated by compliant software, device pin, or AutoStore on power-down Functional Description RECALL to SRAM is initiated by software or power-up The Cypress CY14B104K and CY14B104M combines a 4-Mbit High reliability nonvolatile static RAM (nvSRAM) with a full-featured RTC in a Infinite read, write, and RECALL cycles monolithic integrated circuit. The embedded nonvolatile elements incorporate QuantumTrap technology producing the 1 million STORE cycles to QuantumTrap worlds most reliable nonvolatile memory. The SRAM is read and 20 year data retention written infinite number of times, while independent nonvolatile data resides in the nonvolatile elements. Single 3 V +20%, 10% operation The RTC function provides an accurate clock with leap year Data integrity of Cypress nvSRAM combined with full-featured tracking and a programmable, high accuracy oscillator. The real time clock (RTC) alarm function is programmable for periodic minutes, hours, days, or months alarms. There is also a programmable watchdog timer for process control. For a complete list of related documentation, click here. V CA V Logic Block Quatrum CC P Trap 2048 X 2048 V A POWER 0 RTCbat R CONTROL A STORE 1 V O RTCcap A 2 W RECALL A 3 STORE/RECALL A D 4 HSB CONTROL E A STATIC RAM 5 C ARRAY A 6 O 2048 X 2048 A 7 SOFTWARE D A A - A 8 14 2 DETECT E A 17 R A 18 DQ 0 DQ 1 DQ 2 X out DQ 3 RTC X in DQ I 4 INT N DQ 5 P DQ U 6 T DQ 7 B COLUMN I/O U MUX A - A DQ 18 0 8 F DQ F 9 E OE DQ 10 COLUMN DEC R WE DQ S 11 DQ 12 DQ 13 CE DQ 14 BLE A A A A A A A A 9 10 11 12 13 14 15 16 DQ 15 BHE Notes 1. Address A A for 8 configuration and Address A A for 16 configuration. 0 18 0 17 2. Data DQ DQ for 8 configuration and Data DQ DQ for 16 configuration. 0 7 0 15 3. BHE and BLE are applicable for 16 configuration only. Cypress Semiconductor Corporation 198 Champion Court San Jose, CA 95134-1709 408-943-2600 Document Number: 001-07103 Rev. AD Revised November 9, 2017CY14B104K/CY14B104M Contents Pin Definitions ..................................................................3 DC Electrical Characteristics ........................................ 16 Device Operation ..............................................................4 Data Retention and Endurance ..................................... 17 SRAM Read ................................................................4 Capacitance ....................................................................17 SRAM Write .................................................................4 Thermal Resistance ........................................................ 17 AutoStore Operation ....................................................4 AC Test Loads ................................................................ 18 Hardware STORE (HSB) Operation ............................5 AC Test Conditions ........................................................ 18 Hardware RECALL (Power-Up) ..................................5 RTC Characteristics ....................................................... 18 Software STORE .........................................................5 AC Switching Characteristics ....................................... 19 Software RECALL .......................................................5 SRAM Read Cycle .................................................... 19 Preventing AutoStore ..................................................6 SRAM Write Cycle ..................................................... 19 Data Protection ............................................................7 AutoStore/Power-Up RECALL ....................................... 22 Real Time Clock Operation ..............................................7 Switching Waveforms AutoStore/Power-up RECALL 22 nvTIME Operation .......................................................7 Software Controlled STORE and RECALL Cycle ........ 23 Clock Operations .........................................................7 Hardware STORE Cycle ................................................. 24 Reading the Clock .......................................................7 Truth Table For SRAM Operations ................................ 25 Setting the Clock .........................................................7 Ordering Information ...................................................... 26 Backup Power .............................................................7 Ordering Code Definitions ......................................... 26 Stopping and Starting the Oscillator ............................8 Package Diagrams .......................................................... 27 Calibrating the Clock ...................................................8 Acronyms ........................................................................29 Alarm ...........................................................................8 Document Conventions ................................................. 29 Watchdog Timer ..........................................................8 Units of Measure ....................................................... 29 Power Monitor .............................................................9 Document History Page ................................................. 30 Interrupts .....................................................................9 Sales, Solutions, and Legal Information ...................... 35 Flags Register ...........................................................10 Worldwide Sales and Design Support ....................... 35 RTC External Components .......................................10 Products ....................................................................35 PCB Design Considerations for RTC ............................11 PSoC Solutions ...................................................... 35 Layout requirements ..................................................11 Cypress Developer Community ................................. 35 Maximum Ratings ...........................................................16 Technical Support ..................................................... 35 Operating Range .............................................................16 Document Number: 001-07103 Rev. AD Page 2 of 35